



BMS

INSTITUTE OF TECHNOLOGY AND MANAGEMENT

Avalahalli, Doddaballapur Main Road, Bengaluru – 560064

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

BASIC ELECTRONICS

18ELN14/24

STUDY MATERIAL

I/II SEMESTER

Question Bank:**MODULE-1**
Semi Conductor Diodes and its Applications**Topic 1. PN junction Diode**

- ❖ P-N Junction Diode Construction
- ❖ Working of P N junction diode under FB & RB
- ❖ Equivalent Circuit
- ❖ Problems

Topic 2 Rectifiers Circuit

- ❖ Working of HW,FW and BW rectifiers circuit along with input output waveform (like plot of $V_{\text{secondary}}$, I_L , V_{dc} , V_L , Load current during +ve and -ve half cycle of supply)
- ❖ HWR with C filter
- ❖ Derivation of I_{dc} , I_{rms} , V_{dc} , V_{rms} , ripple factor, efficiency of HW, FW,BWR.
- ❖ Advantages & Disadvantages of HW,FW,BWR
- ❖ Comparison of HW, FW and BWR.
- ❖ Problems

Topic 3. Zener Diode

- ❖ Zener Diode and its I-V Characteristics
- ❖ Zener Diode as a Voltage regulator (line/voltage regulation and Load Regulation)
- ❖ Problems

Topic 4 Special Diodes

- ❖ Photo Diode (working, V-I characteristics, Advantages, Disadvantages and Applications)
- ❖ LED (working, V-I characteristics, Advantages, Disadvantages and Applications)
- ❖ Photo Coupler (working, Advantages, Disadvantages and Applications)


Topic 5 Fixed Voltage Regulators

- ❖ Block diagram of three terminal fixed voltage regulator
- ❖ Functional Block diagram of 78XX/7805 series three terminal IC regulator.

Topic 1. PN junction Diode

- ❖ P-N Junction Diode Construction
- ❖ Working of P N junction diode under FB & RB
- ❖ Equivalent Circuit
- ❖ Problems

1. Explain the working of PN junction diode under forward and reverse biased conditions. (06 Marks) Dec/ Jan 2018/ Dec /Jan 2020/ MQP1/MQP2
2. What is semiconductor diode ? Explain the different Circuits of diode. (06 Marks) June /July 2019
3. A diode circuit shown below has $E=1.5V$, $R_1=10 \text{ ohm}$. By assuming $V_f=0.7V$, calculate I_f for i) $r_d = 0$ ii) $r_d = 0.25 \text{ ohm}$ (MQP1)



Topic 2 Rectifiers Circuit

- ❖ Working of HW,FW and BW rectifiers circuit along with input output waveform (like plot of $V_{\text{secondary}}$, I_L , V_{dc} , V_L , Load current during +ve and -ve half cycle of supply)
- ❖ HWR with C filter
- ❖ Derivation of I_{dc} , I_{rms} , V_{dc} , V_{rms} , ripple factor, efficiency of HW, FW,BWR.
- ❖ Advantages & Disadvantages of HW,FW,BWR
- ❖ Comparison of HW, FW and BWR.
- ❖ Problems


1. Explain with neat circuit diagram and waveforms the working of center-tap full wave rectifier. Show that efficiency of full-wave rectifier is 81%. (08 Marks)/ Dec/ Jan 2018/ Dec-Jan 2020
2. Explain the operation of half wave rectifier with capacitor filter with neat circuit diagram and waveform. (06 Marks)/ Dec/ Jan 2018/ Dec-Jan 2020/ (MQP1)
3. Show that the ripple factor of a half wave rectifier is 1.21 and efficiency is 40.5%. (06 Marks)/ Dec/ Jan 2018.
4. With a neat circuit diagram and waveforms, explain the working of full wave bridge rectifier. Also derive V_{dc} , V_{rms} values for Full wave rectifier. (09 Marks) June /July 2019

5. A full wave rectifier uses 2 diodes having internal resistance of 20Ω each. The transformer rms secondary voltage from centre to each end is 50v. Find I_m , I_{dc} , I_{rms} and V_{dc} if the load is 980Ω . (06 Marks)/June /July 2019 .
6. A full wave rectifier uses 2 diodes having internal resistance of 10Ω each. The transformer rms secondary voltage from centre to each end is 200v. Find I_m , I_{dc} , I_{rms} and V_{dc} if the load is 800Ω . (06 Marks) Dec-Jan 2020.
7. With a neat circuit diagram and waveform, explain the working of half-wave rectifier and derive the expression for average load current. (MQP1)
8. full wave bridge rectifier with an input of 100V(rms) feeds a load of $1k\Omega$. $V_T=0.7V$
 - (i) If the diodes employed are of silicon, what is the dc voltage across the load?
 - (ii) Determine the PIV rating of each diode..
 - (iii) Determine the maximum current that each diode conducts and the diode power rating. (MQP2)
9. A half wave rectifier is fed from a supply of 230 V, 50 Hz with step down transformer of ratio 3:1. Resistive load connected is $10 K\Omega$. The diode forward resistance is 75Ω and transformer secondary is 10Ω . Calculate the DC load current, DC load voltage, efficiency and ripple factor. (MQP3)

Topic 3. Zener Diode

- ❖ Zener Diode and its I-V Characteristics
- ❖ Zener Diode as a Voltage regulator (line/voltage regulation and Load Regulation)
- ❖ Problems

1. Explain how zener diode helps in voltage regulation with neat circuit diagram. Give detail mathematical analysis. (06 Marks)/ Dec/ Jan 2018/ (08 Marks) June -July 2019/ Dec-Jan 2020/MQP1
2. For the circuit shown in Fig. Find the current and voltage in the circuit for $R_L = 450\Omega$. (04 marks)/ Dec/ Jan 2018.



3. A Zener diode has a breakdown voltage of 10V. It is supplied from a voltage source varying between 20-40V in series with a resistance of 820Ω . Using an ideal Zener model, obtain the minimum and maximum Zener currents (MQP3)

Topic 4 Special Diodes

- ❖ **Photo Diode (working, V-I characteristics, Advantages, Disadvantages and Applications)**
- ❖ **LED (working, V-I characteristics, Advantages, Disadvantages and Applications)**
- ❖ **Photo Coupler (working, Advantages, Disadvantages and Applications)**

1. Explain VI characteristics of Photodiode and its operation. (04 marks)/ Dec/ Jan 2018/ June -July 2019/ (5Marks) Dec-Jan 2020.\
2. Write a short note on
(i) Light emitting diode and (ii) Photo coupler (MQP2)

Topic 5 Fixed Voltage Regulators

- ❖ **Block diagram of three terminal fixed voltage regulator**
- ❖ **Functional Block diagram of 78XX/7805 series three terminal IC regulator**

1. Explain the functional Block diagram of 78XX series voltage regulator. (06Marks)
 2. Explain the operation of 7805 fixed IC voltage regulator. (MQP1)
 3. Explain the features of LM7805 fixed regulator. (MQP 3)
-

MODULE-2

Question Bank

Dr.Dankan Gowda V M.Tech.,Ph.D
Dept. Of E&CE., B.M.S.I.T

FET and SCR

Introduction, JFET: Construction and operation, JFET Drain Characteristics and Parameters, JFET Transfer Characteristics, Square Law expression for I_D , Input resistance.

MOSFET: Depletion and Enhancement type MOSFET-Construction, Operation, Characteristics and Symbols (7.1,7.2,7.4,7.5 of Text 2),

CMOS (4.5 of Text 1).

Silicon Controlled Rectifier (SCR)- Two transistor model, switching action, characteristics, phase control application (3.4 to 3.4.5 of Text 1)

1. Text 1 : D.P Kothari, IJ Nagarath, "Basic Electronics", 2nd edition, Mc Graw Hill, 2018.
2. Thomas L. Floyd, "Electronic Devices", Pearson Education, 9th edition, 2012.

Topic 1. JFET

1. Explain the drain and transfer characteristics of a JFET with neat circuit diagram (08 Marks) Dec 2018-Jan 2019.
2. Explain the basic structure and operation of JFET with neat diagram. (08 Marks) Dec 2018-Jan 2019.
3. For a JFET $I_{DSS}=9\text{mA}$ and $V_{GS(off)}=-8\text{V}_{(max)}$ determine drain current for $V_{GS}=-4\text{volts}$. (04 Marks) Dec 2018-Jan 2019.
4. For a N-channel JFET if $I_{DSS}=8\text{mA}$ and $V_p=-5\text{volts}$, calculate I_D at $V_{GS}=-3\text{volts}$ and V_{GS} at $I_D=3\text{mA}$. (05 Marks) June-July 2019.
5. Explain the construction, working and characteristics of N-channel JFET. (05 Marks) June-July 2019/(06 Marks) Dec2019-Jan 2020/ (8 Marks) MQP-1/(7 Marks)MQP-2./ (6 Marks)MQP-3.
6. For a N-channel JFET if $I_{DSS}=9\text{mA}$ and $V_p=-6\text{volts}$, calculate I_D at $V_{GS}=-4\text{volts}$ and V_{GS} at $I_D=3\text{mA}$. (05 Marks) Dec2019-Jan 2020.
7. A certain JFET has an I_{GSS} of -2nA for $V_{GS} = -20\text{V}$. Determine the input resistance. (4 Marks) MQP-2
8. Explain the construction and operation of a p-channel JFET. (8 Marks)MQP-3

*Dr.Dankan Gowda V M.Tech.,Ph.D**Dept. Of E&CE., B.M.S.I.T***Topic 2. MOSFET**

1. Explain the operation of an enhancement MOSFET with neat circuit diagram. (06 Marks) Dec 2018-Jan 2019.
 2. Explain the construction, working and characteristics of enhancement type MOSFET. (09 Marks) June-July 2019./ (09 Marks) Dec2019-Jan 2020/(8 Marks)MQP-3.
 3. For an EMOSFET, determine the value of I_D if $I_{D(on)}=4mA$, $V_{GS(on)}=6volts$, $V_T=4volts$ and $V_{GS}=8volts$. (05 Marks) Dec2019-Jan 2020./(4Marks)MQP-1.
 4. Explain the construction and working of P-channel enhancement type MOSFET. (8 Marks) MQP-1.
 5. What is MOSFET? Explain D-MSFET and E-MOSFET transfer characteristics. (8 Marks)MQP-2
-

Topic 3. CMOS

1. Explain CMOS as an inverter with neat circuit diagram. Give its equivalent circuit and its advantages. (08 Marks) Dec 2018-Jan 2019.
 2. With a neat circuit diagram explain the working of CMOS inverter. (06 Marks) June-July 2019./ (06 Marks) Dec2019-Jan 2020./ (6 Marks)MQP-1./ (7 Marks)MQP-2/(6 Marks)MQP-3
-


Topic 4. SCR

1. Explain VI characteristics of SCR. (06 Marks) Dec 2018-Jan 2019./ (6 Marks)MQP-2/(6 Marks)MQP-3
 2. What is SCR ? Explain the working of SCR using two transistor model. (06 Marks) June-July 2019./ (06 Marks) Dec2019-Jan 2020./ (8Marks)MQP-1./ (6 Marks)MQP-2/(6 Marks)MQP-3
 3. What is commutation in SCR? Explain two types of communication. (05 Marks) June-July 2019.
 4. Explain phase controlled application of SCR. (6 Marks)MQP-1.
-

Introduction to Field-Effect Transistor

FETs with BJTs


* Like BJT, FET is also 3 terminal device



$$I_C = f^u(I_B)$$

✓ o/p current I_C is controlled by i/p current I_B

$$I_C = \beta I_B$$



$$I_D = f^u(V_{GS})$$

✓ o/p current I_D is controlled by i/p voltage V_{GS} .

* Application of FET \approx Application of BJT.

* BJT is a current controlled device

$$I_C = f^u(I_B)$$

↑
i/p current

* FET is voltage controlled device.

$$I_D = f^u(V_{GS})$$

↑
i/p voltage

→ BJT is a Bipolar device i.e. charge carriers are both electrons (e^-) and holes:



FET is a Unipolar device :-

Dept. of E&CE, B.M.S.I.T Bangalore

But here charge carriers are


either electrons (e^-) or holes.

Classification.



* FET can be used for both Amplification and Switching like BJT.

* Hierarchy :-



History of FET

- * The FET was first patented by Julius Edgar Lilienfeld in 1926.
 - and By Oskar Heil in 1934.
 - and MOSFET which is better than FET was invented by D.Kahng in 1959.
- } not actual FET but concept like FET

Meaning of "Field-effect" in FET.

- * In case of FET an electric field is developed by the charges present and this "electric field" controls the conduction path of the output circuit.

i/p impedance:-

✓ FETs have $Z_i \uparrow$ compared to BJT.




* FETs are More Temperature stable compared BJT.

* FETs are Smaller than (Size) BJTs.

* BJTs are More sensitive to the applied signals

Dept. of E&CE, B.M.S.I.T Bangalore compared to the FETs. Page

Symbol :-



"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

MODULE-2

Topic 1. JFET

Explain the construction, working and characteristics of N-channel JFET. (05 Marks) June-July 2019/(06 Marks) Dec2019-Jan 2020/ (8 Marks) MQP-1/(7 Marks)MQP-2./ (6 Marks)MQP-3.

Explain the basic structure and operation of JFET with neat diagram. (08 Marks) Dec 2018-Jan 2019.

Soln:-




fig:- n-channel JFET.

Construction:-

- * Fig. shows the construction of n-channel JFET. The major part of JFET structure is n-type material and it is forming channel between two embedded p-type materials.
- * n-type material forming channel b/w two p-type material b/c this reason, we call it is n-channel JFET.


- * There are four ohmic contacts and three terminals namely Gate (G), Source (S) and Drain (D).
- * There are two p-n junctions formed b/w p-type and N-type material. Result's two depletion regions are formed. [in depletion region no free charge carriers].
- * if width of depletion layer increases, if result's width of n-channel decreases, b/c of this there is an obstruction in flow of current.
- * the width of depletion region is controlled by Gate (G) terminal.
i.e potential difference b/w Gate & Source terminal " V_{GS} " controls the Drain current (I_D).
- \Rightarrow The output current (I_D) is controlled by input voltage (V_{GS}) \therefore FET is an "voltage controlled device".

Working of JFET :-

Case i. $V_{GS} = 0V$ (and $V_{DS} > 0V$).

Case ii. $V_{GS} < 0V$.


Case i. $V_{GS} = 0V$ and $V_{DS} > 0V$.



* Because of the applied external potential (V_{DD}), the electrons in a n-channel drift easily from source to drain. result'n drain current I_D .


* Depletion layer :- Since $V_{DS} = V_{DD}$ (+ve) width of depletion region changes.

→ The width of ^{the} depletion region is almost same in the bottom but it will increase at the top.



Reason! n-channel providing resistance for current flow (I_{DQ}).

Consider n-channel as four resistance



Eq: $V_{DD} = +2V$

$R_{eq} = 4R$

$2V \rightarrow 4R$

∴ Each R = 0.5V/1A
voltage is

* at the top applied reverse bias voltage is more \therefore a depletion region is increases. but at bottom the applied reverse bias voltage is very less \therefore the width of depletion region is almost same.


* The Gate current $I_G = 0A$. bcz pn junction is Reverse-biased.

Pinch-off Voltage :-

When $V_{GS} = V_G - V_S$
 $V_{GS} = 0V$
 and $V_{DS} = V_{DD} > 0V$ (+ve)

An increasing $V_{DS} = V_{DD} \uparrow$, the Current $I_D \uparrow$ and also the ^{two} width of the depletion layer is also increases touching each other.

and the corresponding voltage V_{DS} is called pinch-off voltage.



Dept. of E&CE, B.M.S.I.T Bangalore

Pinch-off voltage (V_p) :- if V_{DS} is increased to a level where both the depletion layer is touch each other, the

Condition is called pinch-off and the corresponding voltage V_{DS} is called Pinch-off voltage.


As

$V_{DS} = V_{PD} \uparrow \Rightarrow$ ^{two} Depletion regions touch each other the corresponding voltage V_{DS} is called Pinch-off voltage.

the pinch off voltage is denoted by (V_p) .

Note:- But in Reality the two depletion regions will never touch each other. ^{the} channel is still there but width is very small. bcz of this the current density will increase.


Reason for two depletion regions not touches each other:-



When $V_{DD} \uparrow \Rightarrow$ depletion region touches $\Rightarrow I_D = 0$ but in reality $I_D \neq 0$ bcz of voltage drop across the resistances.

\therefore when $I_D = 0$, drop across resistors also equal to '0'. result's ^{two} \therefore p-n is not under reverse bias \therefore a depletion region not touches each other.

plot Graph b/w I_D vs. voltage (V_{GS})



* I_{DSS} :- Maximum drain current, when $V_{GS} = 0$ volt
 and $V_{DS} > |V_P|$
 Drain to Source current by $V_{GS} = 0V$.
 effecton


* Depletion layer? and $I_D = ?$ when $V_{DS} > V_P$.

JFET as a Current Source :-

when $V_{DS} > V_P$.

* the width of depletion region will not increase at the top - but it will increase at the bottom along with the length of channel.

→ when $V_{DS} > V_p \Rightarrow \boxed{I_D = I_{DSS}}$ true when only $V_{DS} < V_{DS(\text{maximum})}$.
 at this condition JFET acting as Constant Current Source.



Case (ii) Working of JFET (Negative voltage at GATE)

i.e. $V_{GS} < 0V$ and $V_{DS} = V_{DS}' < V_{DD}$.
 (negative) (prime)

To obtain the saturation at lower value of V_{DS}

$I_D \rightarrow$ remains constant with change in V_{DS} .

Case:

$V_{GS} = 0V$ and $V_{DS} = V_{DD} > 0V$

@ $V_{DS} > |V_p|$

$I_D = I_{DSS}$ (Maximum).

But

Case: $V_{GS} < 0V$.

and $V_{DS} = V_{DS}' < V_{DD}$.

$I_D \rightarrow$ Constant but not I_{DSS} .


(not a Maximum)

ie to obtain saturation

Current at Lower Value of V_{DS} .

Obtain the saturation at Lower value of V_{DS} .

i.e $V_{DS} \downarrow$ by making V_{GS} is More negative.



* Width of depletion region increases because p-type material is connected to lower potential and n-type is connected to higher potential.

* as $V_{DD} \uparrow$ both the depletion regions are touches each other say at voltage $\hat{V}_{DD} = V_p$.

the V_p in case(ii) is lower compared to case(i).
bc2 Gate is negatively biased.

* if $V_{DD} > |V_p| \Rightarrow I_D \rightarrow \text{"constant"} \text{ (Saturation current)}$.

Dept. of E&CE, B.M.S.I.T Bangalore

Note!- By applying -ve bias to the Gate, Saturation level can be reached at the lower level of V_{DS} .

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D
 Dept. of E&CE B.M.S.I.T
 Email: dankan.v@bmsit.in

Explain the drain and transfer characteristics of a JFET with neat circuit diagram (08 Marks) Dec 2018-Jan 2019.

Soln: (8) Output (or) Drain characteristics of JFET.


JFET I_D v/s V_{DS}
 ↑ o/p current ↙ o/p voltage

for different levels V_{GS} (i/p voltage).
 (a) control i/p.

In case of

n-channel JFET $\Rightarrow V_{GS} < 0V$.

p-channel JFET $\Rightarrow V_{GS} > 0V$.



$I_{DSS} = 5mA$ → condⁿ to obtain $V_{GS} = 0V$. & $V_{DS} > |V_P|$.
 $V_P = -4V$ @ $V_{GS} = 0V$, $I_D = I_{DSS}$
 $V_P = V_{DS}$

When $V_{GS} < 0V$.

By making V_{GS} more - and More negative.

n channel $\rightarrow +ve$
P-type $\rightarrow -ve$ } Reverse Bias $\uparrow \Rightarrow$ Width of depletion region \uparrow

\therefore Pinch off Voltage at the lower values of V_{DS}

* Fig. shows the drain characteristics of a n-channel JFET. The curves represent relationship between drain current (I_D) and drain-source voltage (V_{DS}) for different values of V_{GS} .

i. Ohmic Region :- In this region the drain current (I_D) increases linearly with the increase in drain to source voltage (V_{DS}) . here JFET acts as a simple resistor.

ii. Saturation Region (or) Pinch off region :-

In the saturation region the drain current I_D remains fairly constant - and does not vary with V_{DS} .

iii. Cutoff region :: $V_{GS(off)} = -V_p$ the value of $I_D = 0A$.

iv. Breakdown Region: $V_{DS} > (V_{DS})_{max}$.

In this region the drain current increases rapidly as the drain to source voltage (V_{DS}) increases. This happens because of breakdown of gate to source junction due to avalanche breakdown.

Note: Pinch-off voltage (V_p):

i. The voltage V_{DS} at which the current I_D reaches to its constant saturation level is called "pinch-off voltage" (V_p).

i.e. $V_{GS} = 0$, $V_{DS} = |V_p| \Rightarrow I_D = I_{DSS}$ (Maximum).

ii. By making V_{GS} more negative (i.e. $V_{GS} < 0$), the pinch-off voltage is reached at lower values of I_D .

EE: Transfer characteristics of JFET


* In case of JFET, Transfer characteristics in a plot of I_D vs V_{GS} plot by keeping $V_{DS} \rightarrow$ constant. (o/p voltage)

* $I_D = f^4(V_{GS})$ Controlling i/p

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_P} \right]^2$$

Non Linear eqⁿ.
Square Law Expression.
constant

$V_{GS} \downarrow \Rightarrow I_D \uparrow$ (Exponentially)



* Square Law Expression for I_D .

The relationship between the drain current I_D and gate source voltage (V_{GS}) is non linear as shown in fig (b).

This relation is defined by Shockley's equation.

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_p} \right]^2 \quad \leftarrow \text{①}$$

Here I_{DSS} & V_p are constant and V_{GS} controls the I_D .

$$\Rightarrow \text{from eq. ① } V_{GS} = V_p \left[1 - \sqrt{\frac{I_D}{I_{DSS}}} \right]$$

* at point A i.e. at the bottom end of the curve on the V_{GS} axis represents $V_{GS(off)}$, and point B at the top end of the curve on the I_D axis represents I_{DSS} (Maximum drain current at $V_{GS} = 0V$). Thus this curve shows the operating limits of a JFET.

i.e. $I_D = 0A$; when $V_{GS} = V_{GS(off)} = -V_p$.

$I_D = I_{DSS}$; when $V_{GS} = 0V$ only.

Problem:

The device parameters for n-channel JFET are:

Maximum drain current (I_{DSS}) = 10 mA.

Pinch-off voltage (V_p) = -4 V.

Calculate the drain current for

(a) $V_{GS} = 0$ V, (b) $V_{GS} = -1$ V (c) $V_{GS} = -4$ V.

Soln:

$$a) I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_p} \right]^2$$

When $V_{GS} = 0$ V. & $V_{DS} > |V_p|$

$$I_D = I_{DSS}$$

$$\therefore \boxed{I_D = 10 \text{ mA}}$$

b)

$$V_{GS} = -1 \text{ V.}$$

$$I_D = 10 \times 10^{-3} \left[1 - \frac{(-1)}{(-4)} \right]^2 = 10 \times 10^{-3} \left(\frac{3}{4} \right)^2$$

$$\boxed{I_D = 5.625 \text{ mA}}$$

$$c) V_{GS} = -4 \text{ V} = V_p.$$

$$\boxed{I_D = 0 \text{ A}}$$

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

For a JFET $I_{DSS} = 9\text{mA}$ and $V_{GS(off)} = -8\text{V}_{(max)}$ determine drain current for $V_{GS} = -4\text{volts}$. (04 Marks) Dec 2018-Jan 2019.

Soln:-

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_p} \right]^2$$

Given $V_{GS(off)} = -8\text{volts} = V_p$

and $V_{GS} = -4\text{volts}$

$$I_{DSS} = 9\text{mA}$$

$$I_D = 9 \times 10^{-3} \left[1 - \frac{(-4)}{-8} \right]^2$$

$$= 9 \times 10^{-3} \left[1 - \frac{1}{2} \right]^2$$

$$= 9 \times 10^{-3} \times \left(\frac{1}{2} \right)^2 = \frac{9}{4} \times 10^{-3}$$

$$I_D = 2.25 \times 10^{-3} \text{ A}$$

(a) $I_D = 2.25\text{mA}$

2. A JFET produces gate current of $2\mu\text{A}$ when gate is reverse biased with 8V . Determine the resistance between gate and source.

soln:

$$I_g = 2\mu\text{A}, \quad V_{gs} = 8\text{V}$$



using ohm's law

$$R_{gs} = \frac{V_{gs}}{I_g} = \frac{8}{2 \times 10^{-9}}$$

$$R_{gs} = 4 \times 10^9$$

$$R_{gs} = 4000 \text{ M}\Omega$$

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

For a N-channel JFET if $I_{DSS} = 8\text{mA}$ and $V_p = -5\text{volts}$, calculate I_D at $V_{GS} = -3\text{volts}$ and V_{GS} at $I_D = 3\text{mA}$. (05 Marks) June-July 2019.

Soln:-

$$V_p = -5\text{volts} = V_{GS(\text{off})}$$

i.

$$I_D = ? \quad \text{at } V_{GS} = -3\text{volts},$$

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_p} \right]^2$$

$$= 8 \times 10^{-3} \left[1 - \frac{(-3)}{(-5)} \right]^2$$

$$= 8 \times 10^{-3} \left[1 - \frac{3}{5} \right]^2$$

$$= 8 \times 10^{-3} \left(\frac{2}{5} \right)^2$$

$$I_D = 8 \times \left(\frac{2}{5} \right)^2 \times 10^{-3} = 1.28 \times 10^{-3} \text{ A}$$

$$\boxed{I_D = 1.28 \text{ mA}}$$

ii.

$$V_{GS} = ? \quad \text{at } I_D = 3 \text{ mA}$$

$$V_{GS} = V_p \left[1 - \sqrt{\frac{I_D}{I_{DSS}}} \right]$$

$$= -5 \left[1 - \sqrt{\frac{3 \times 10^{-3}}{8 \times 10^{-3}}} \right] = -5 \left[1 - \sqrt{\frac{3}{8}} \right]$$

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr.Dankan Gowda V M.Tech.,Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

$$V_{GS} = -5 [1 - 0.6123]$$

$$V_{GS} = -1.9381 \text{ volts} \quad \approx \underline{\underline{-1.94 \text{ volts}}}$$

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

For a N-channel JFET if $I_{DSS} = 9\text{mA}$ and $V_p = -6\text{volts}$, calculate I_D at $V_{GS} = -4\text{volts}$ and V_{GS} at $I_D = 3\text{mA}$. (05 Marks) Dec 2019-Jan 2020.

Soln:-

i. $V_{GS} = -4\text{volts}$ $I_D = ?$

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_p} \right]^2$$

$$= 9 \times 10^{-3} \left[1 - \frac{(-4)}{(-6)} \right]^2$$

$$= 9 \times 10^{-3} \left[1 - \frac{2}{3} \right]^2 = 9 \times 10^{-3} \left[\frac{1}{3} \right]^2$$

$$I_D = 1 \times 10^{-3} \text{ A}$$

$$\boxed{I_D = 1\text{mA}}$$

ii.

$V_{GS} = ?$ at $I_D = 3\text{mA}$.

$$V_{GS} = V_p \left[1 - \sqrt{\frac{I_D}{I_{DSS}}} \right]$$

$$= (-6) \left[1 - \sqrt{\frac{3 \times 10^{-3}}{9 \times 10^{-3}}} \right] = (-6) \left[1 - \sqrt{\frac{1}{3}} \right]$$

$$V_{GS} = (-6) \left[1 - 0.5773 \right]$$

$$\boxed{V_{GS} = -2.535\text{volts}}$$

Problem

The reverse gate voltage of JFET when changes from 4.4V to 4.2V , the drain current changes from 2.2mA to 2.6mA . Find out the value of transconductance.

Soln: transconductance $g_m = \frac{\delta I_D}{\delta V_{GS}} \Big|_{\text{for constant } \delta V_{DS}}$

$$g_m = \frac{\text{change in } \delta I_D}{\text{change in } \delta V_{GS}} \Big|_{\text{constant } \delta V_{DS}}$$

$$\text{i.e. } g_m = \frac{\Delta I_D}{\Delta V_{GS}} \Big|_{V_{DS} = \text{constant}}$$

$$\Delta V_{GS} = 4.4 - 4.2 = 0.2\text{V}$$

$$\Delta I_D = 2.2\text{mA} - 2.6\text{mA} = -0.4\text{mA}$$

$$g_m = \left| \frac{\Delta I_D}{\Delta V_{GS}} \right|$$

$$g_m = \frac{0.4\text{mA}}{0.2} = 2\text{mS}$$

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

A certain JFET has an I_{GSS} of -2nA for $V_{GS} = -20\text{V}$. Determine the input resistance. (4 Marks) MQP-2

Soln:-

$$I_{GSS} = -2\text{nA}$$

$$\text{and } V_{GS} = -20\text{V}$$

input resistance of JFET

$$R_{in} = \left| \frac{V_{GS}}{I_{GSS}} \right| = \frac{20}{2 \times 10^{-9}} = 10 \times 10^9$$

$$R_{in} = 10,000 \times 10^6 \Omega$$

$$R_{in} = 10,000 \text{ M}\Omega$$


Note:- Input Resistance (R_{in})

The input resistance R_{in} of JFET can be determined from a value of the gate reverse current I_{GSS} at a certain gate-to-source voltage.

ie $R_{in} = \left| \frac{V_{GS}}{I_{GSS}} \right| \Omega$

Explain the construction and operation of a p-channel JFET. (8 Marks)MQP-3

Soln.:



- * p-channel JFET is constructed in exactly the same manner as the n-channel JFET but with reversal of the p- and n type materials as shown in fig. 1.
- * all current directions and voltage polarities are reversed.
- * for $V_{GS} = 0$, channel width is maximum. By increasing positive gate to source (V_{GS}) voltage, the channel width is reduced.




fig. b. Drain characteristics of p-channel JFET.

* The curves are identical except that voltage V_{GS} and V_{DS} have reversed polarities and current I_D flows in reverse direction.





fig. c. Transfer characteristic of p-channel JFET.

* fig. c. shows that the transfer characteristics of p-channel JFET. it is identical to transfer characteristics of n-channel JFET except that polarities of V_{GS} and I_D are reversed.

Comparison b/w BJT and FET

BJT



- input current I_B
- output current I_C
- input voltage V_{BE}
- output voltage V_{CE}

3. $I_C = \beta I_B = \beta I_{I_{control}}$


5. Current controlled device (CCD)

6. Bipolar
charge carriers are both e^- and holes.

7. $I_C \approx I_E$

8. $V_{BE} = 0.7V$ (Si)

FET



- i/p current is I_G
- o/p current is I_D
- i/p voltage is V_{GS}
- o/p voltage is V_{DS}

4. $I_D = f^u(V_{GS})$ (Control variable)
 $= I_{DSS} \left[1 - \frac{V_{GS}}{V_p} \right]^2$

5. voltage controlled device (VCD)

6. Unipolar device
(charge carriers either e^- or holes.)

7. $I_D = I_S$

8. $I_G = 0A$. (B/c gate junction is in PB)

Note! $I_G = 0A$, b/c gate terminal is at negative potential and n-channel is at positive potential which make p-n junction Reverse biased

and \therefore Current $I_G = 0A$.

BJT

FET

9. Fanout is Good
↳ Maximum number of devices that can drive.
10. Linear Amplifier
 $I_c = \beta I_B$
11. Power consumption is high
12. $(Z_i)_{BJT} < (Z_i)_{JFET}$
13. Bad thermal stability
14. Sensitivity of BJT is Low
15. Noise Level \uparrow (high)
16. Size of BJT is large.
17. Gain \uparrow

9. Fanout - BAD.

10. Non-Linear Amplifier.

$$I_D = I_{SS} \left[1 - \frac{V_{DS}}{V_P} \right]^2$$

11. power consumption is Low.

12. $(Z_i)_{JFET} > (Z_i)_{BJT}$

13. Good thermal stability.

14. Sensitivity of JFET is high.

15. Noise Level is Low (\downarrow).

16. Size of JFET is small.
↳ use in IC Technology.

17. Gain \downarrow .

Problem1:

For JFET, determine I_D , if $I_{DSS} = 12 \text{ mA}$,
 $V_p = -4 \text{ V}$ and $V_{GS} = -1$.

Sol. :
$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p} \right)^2$$

$$= 12 \times 10^{-3} \left(1 - \frac{(-1)}{(-4)} \right)^2$$

$$= 6.75 \text{ mA}$$

Problem2:

For JFET, determine V_p , if $I_{DSS} = 8 \text{ mA}$,
 $V_{GS} = -2 \text{ V}$, and $I_D = -4 \text{ mA}$.

Sol. :
$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p} \right)^2$$

$$V_p = \frac{V_{GS}}{1 - \sqrt{\frac{I_D}{I_{DSS}}}}$$

$$= \frac{-2}{1 - \sqrt{\frac{4}{8}}}$$

$$= -6.828 \text{ V}$$

Problem 3:

For JFET, determine I_{DSS} , if $I_D = 2 \text{ mA}$,
 $V_{GS} = -1 \text{ V}$ and $V_p = 5 \text{ V}$.

Sol. :
$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p} \right)^2$$

$$\therefore I_{DSS} = \frac{I_D}{\left(1 - \frac{V_{GS}}{V_p} \right)^2}$$

$$= \frac{2}{\left(1 - \frac{(-1)}{(-5)} \right)^2}$$

$$= 3.125 \text{ mA}$$

JFET Parameters:

➤ **List the important parameters of JFET.**

- The important parameters of JFET are as follows :
 - Input resistance
 - DC drain resistance
 - Dynamic (AC) Drain resistance (r_d)
 - Transconductance (g_m)
 - Amplification factor (μ)

➤ **Input resistance of JFET**

- The input junction of JFET (gate - source junction) is reverse-biased and hence its input resistance is very high. The input resistance of JFET can be determined from a value of the gate reverse current, I_{GSS} at a certain gate-to-source voltage.

It is given by,

$$R_{IN} = \left| \frac{V_{GS}}{I_{GSS}} \right|$$

- Since I_{GSS} increases with temperature, input resistance decreases with temperature.

➤ **Calculate the input resistance of JFET if $I_{GSS} = -2 \text{ nA}$ when $V_{GS} = -15 \text{ V}$.**

$$R_{IN} = \left| \frac{V_{GS}}{I_{GSS}} \right| = \frac{15}{2 \times 10^{-9}}$$

$$= 7500 \text{ M}\Omega$$

➤ **DC drain resistance**

- The DC drain resistance is the resistance between drain and source terminals for the corresponding value of drain current, I_D and V_{DS} . It is denoted by R_D and mathematically given by,

$$R_D = \frac{V_{DS}}{I_D}$$

- Its value is few hundred $\text{k}\Omega$.

➤ **AC (Dynamic) drain resistance**

- The drain resistance r_d is the a.c. resistance between drain and source terminals when the JFET is operating in the saturation region. It is the reciprocal of the slope of the drain characteristic in the saturation region.

- It is given by,

$$r_d = \left. \frac{\Delta V_{DS}}{\Delta I_D} \right|_{V_{GS} \text{ constant}}$$

➤ **JFET forward transconductance**

- The forward transconductance, g_m , is the change in the drain current for given change in gate to source voltage with the drain to source voltage constant.

- The forward transconductance g_m is defined as

$$g_m = \left. \frac{\Delta I_D}{\Delta V_{GS}} \right|_{V_{DS} \text{ constant}}$$

- It is the slope of the transfer characteristic.
- The forward transconductance g_m is also called **mutual conductance**. The practical unit for g_m is mS (millisiemen) or mA/V .

➤ **amplification factor of JFET**

- The amplification factor, denoted by μ is defined as,
Amplification factor,

$$\mu = \left. \frac{\Delta V_{DS}}{\Delta V_{GS}} \right|_{I_D \text{ constant}}$$

$$\therefore \mu = \frac{\Delta V_{DS}}{\Delta V_{GS}}$$

$$= \frac{\Delta V_{DS}}{\Delta I_D} \times \frac{\Delta I_D}{\Delta V_{GS}}$$

$$\therefore \mu = r_d \times g_m$$

- Since the parameter μ is the ratio of two similar quantities viz. ratio of two voltages; μ is unitless.

Advantages of JFET

The advantages of FET are :

1. Extremely high input impedance, typically, of 100 meg-ohms.
2. Lower noise than BJT.
3. Easier to fabricate and are particularly suitable for ICs.
4. No offset voltage such as base-to-emitter voltage in BJT. This property is very important in the applications like switch, chopper, etc.
5. Immune to radiation.
6. Better thermal stability.
7. Low input capacitance.
8. Low frequency drift.
9. Draws very low power in the digital circuitry.

Disadvantages of JFET

Disadvantages of FET are :

1. Poor performance at high frequency.
2. Small gain-bandwidth in comparison to the BJT.
3. Poor voltage gain.
4. Can be operated only in low power applications.

Applications of JFET

Applications of FET are :

- In general, like BJTs the FETs can be used in switch, digital and linear amplifier applications. Let us see specific applications of FET.
- Since JFET has high input impedance and low output impedance they are used as a buffer in measuring instruments.
- Because of low noise, they are used in RF amplifiers in FM tuners and in communication equipments.
- Since the input capacitance of FET is low, it is used in cascade amplifiers in measuring and test equipments.
- FETs are used in mixer circuits in FM and TV receivers, and communication equipments. Since use of FET reduces inter modulation distortion.
- Because of low frequency drift they are used in oscillators.
- FETs are also used in low frequency amplifiers.
- FETs are used in digital circuits.

MOSFET

[Metal oxide Semiconductor Field effect Transistor]

MOSFET \rightarrow Active device.


ability to control the flow of electron.

eg: BJT, FET, MOSFET.

Passive device: ability to cannot control flow of electron.

eg: Diode, Capacitor, Resistor, Transformer etc.


Classification of MOSFET



Note: Construction of Depletion & Enhancement type MOSFET both are same.

Introduction to MOSFET

- MOSFET (Metal Oxide Semiconductor Field Effect Transistor). It is a second category of field effect transistor.
- The MOSFETs, compared to BJTs, can be made very small and hence can be used to design high density VLSI circuits.
- The MOSFET differs from the JFET in that it has no p-n junction structure; instead, the gate of the MOSFET is insulated from the channel by a silicon dioxide (SiO_2) layer. Due to this the input resistance of MOSFET is greater than JFET. Because of the insulated gate, MOSFETs are also called IGFETs.



Types of MOSFET

- The two basic types of MOSFETs are :
 - Depletion (D) MOSFET and
 - Enhancement (E) MOSFET.
- The terms depletion and enhancement define their basic mode of operation.

Depletion Type MOSFET

a. Construction

- The Fig. shows the basic construction of n-channel depletion type MOSFET. Two highly doped n-regions are diffused into a lightly doped p-type substrate. These two highly doped n-regions represent source and drain.
- The source and drain terminals are connected through metallic contacts to n-doped regions linked by an n-channel as shown in the Fig.
- The gate is also connected to a metal contact surface but remains insulated from the n-channel by a very thin layer of dielectric material, silicon dioxide (SiO_2). Thus, there is no direct electrical connection between the gate terminal and the channel of a MOSFET, increasing the input impedance of the device.




Fig. n channel Depletion type MOSFET

b.Working of Depletion MOSFET

- On the application of drain to source voltage, V_{DS} and keeping gate to source voltage to zero by directly connecting gate terminal to the source terminal, free electrons from the n-channel are attracted towards positive potential of drain terminal. This establishes current through the channel to be denoted as I_{DSS} at $V_{GS} = 0 V$.
- On application of negative gate voltage, the negative charges on the gate repel conduction

electrons from the channel, and attract holes from the p-type substrate. This initiates recombination of repelled electrons and attracted holes.

- Due to recombinations, n-channel is depleted of free electrons, thus decreasing the channel conductivity. The greater the negative voltage applied at the gate, the greater the depletion of n-channel electrons. Thus, the level of drain current will reduce with increasing negative bias for V_{GS} .




Fig. Working of Depletion Type MOSFET

C. Drain Characteristics of Depletion type MOSFET

- Fig. shows drain and transfer characteristics of n - channel depletion type MOSFET.




Fig. Drain characteristics for an n-channel depletion type MOSFET

Transfer Characteristics:




Fig. Transfer characteristics for an n-channel depletion type MOSFET

- The square law expression for the JFET also applies to the D-MOSFET

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_{GS(OFF)}} \right)^2$$

$$\approx I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

Problem:


For D-MOSFET, $I_{DSS} = 8 \text{ mA}$ and $V_{GS(off)} = -4 \text{ V}$ determine, a) Is this an n-channel or p-channel ?
 b) I_D at $V_{GS} = -2 \text{ V}$ c) I_D at $V_{GS} = +2 \text{ V}$

a) The device has a negative $V_{GS(off)}$, therefore it is an n-channel MOSFET.

b)
$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_{GS(off)}} \right)^2$$

$$= 8 \text{ mA} \left(1 - \frac{(-2)}{(-4)} \right)^2 = 2 \text{ mA}$$

c)
$$I_D = 8 \text{ mA} \left(1 - \frac{(2)}{(-4)} \right)^2 = 18 \text{ mA}$$



(a) p-channel depletion type MOSFET


P-channel Depletion type MOSFET

a. Construction:

• The construction of the p-channel depletion type MOSFET is exactly opposite of that of n-channel depletion type MOSFET. Here, the substrate is of

n-type, and regions and channel are of p type as shown in the Fig. (a).

• As shown in the Fig. (a) voltage polarities and current directions are reversed. The drain characteristics appear exactly as in Fig. (b) but V_{DS} with negative values, I_D in the opposite direction and V_{GS} having opposite polarities as shown in the Fig. (b).



(b) Drain characteristics of p-channel depletion type MOSFET

- Fig. (c) shows the transfer characteristics of p-channel depletion type MOSFET. In the p-channel depletion type MOSFET, the transfer characteristics is a mirror image about the I_D axis (Y axis) of the transfer characteristic of n-channel depletion type MOSFET, since the V_{GS} is positive in p-channel depletion region.






Fig. (c) Transfer characteristics of p-channel depletion type MOSFET

- Fig. shows graphic symbols for a n and p-channel depletion type MOSFET.



(a) Symbols for n-channel depletion type MOSFETs



(b) Symbols for p-channel depletion type MOSFETs

Fig. D-MOSFET symbols

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in


Topic 2. MOSFET

N-channel Enhancement MOSFET

Explain the operation of an enhancement MOSFET with neat circuit diagram. (06 Marks) Dec 2018- Jan 2019.

Explain the construction, working and characteristics of enhancement type MOSFET. (09 Marks) June-July 2019./ (09 Marks) Dec 2019-Jan 2020/(8 Marks)MQP-3.

Soln:- Construction:-



- * parent material substrate/body in p-type.
- * Two n-type wells are created. their in a junction b/w two n-type materials and p-type material is formed.
- * One n-well act as source and other one acts as drain.
- * the substrate (or) body also having metal contact.
- * Source and drain in n-type and body in p-type.
- * $SiO_2 \approx 1000 \text{ \AA}$ very thin. also called gate oxide.
- * obs! No channel in b/w source & drain.

* Fig. shows the basic construction of n-channel Enhancement type MOSFET.

* Two highly doped n-regions are diffused into a lightly doped p-type Substrate. The source and drain are taken out through metallic contacts to n-doped regions as shown in the fig.

* The channel between two n-regions is absent in the enhancement type MOSFET. The SiO_2 layer is still present to isolate the gate metallic platform from the region between the drain and source, but now it is simply separated from a section of the p-type material.





fig.1: Channel formation in the n-channel Enhancement type MOSFET.

- * On application of drain to source voltage V_{DS} and keeping gate to source voltage zero by directly connecting gate terminal to the source terminal practically zero current flows.
- * If we increase magnitude of V_{GS} in the positive direction the concentration of electrons near the SiO_2 surface increases. At a particular value of V_{GS} there is a measurable current flow between drain to source. This value of V_{GS} is called threshold voltage denoted by V_T .
- * A positive gate voltage above a threshold value induces a channel and hence the drain current.
- * The conductivity of the channel is enhanced by increasing the gate to source voltage and thus pulling more electrons into the channel.
- * Since the channel doesn't exist with $V_{GS} = 0V$ and is "enhanced" by the application of a positive gate to source voltage, this type of MOSFET is called an enhancement type MOSFET.

Drain Characteristics of an n-channel Enhancement MOSFET



- * as V_{GS} increasing beyond the threshold level, the density of free carriers (electrons) in the induced channel increases, increasing the drain current.
- However, at some point of V_{DS} , for constant V_{GS} , the drain current reaches a saturation level.
- * The levelling off of I_D is due to a pinch-off process.

Transfer characteristics :-

* Fig. shows the transfer characteristics of n-channel Enhancement type MOSFET.

* for $V_{GS} > V_T$, the relationship between drain current and V_{GS} is nonlinear and it is given as

$$I_D = k (V_{GS} - V_T)^2 \quad \leftarrow (1)$$




Fig: Transfer characteristics of n-channel Enhancement type MOSFET.

* The term 'k' is constant that is a function of the construction of the device. The value of k can be

determined from eqⁿ. $k = \frac{I_{D(on)}}{[V_{GS(on)} - V_T]^2} \quad \leftarrow (2)$

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

For an EMOSFET, determine the value of I_D if $I_{D(on)} = 4\text{mA}$, $V_{GS(on)} = 6\text{volts}$, $V_T = 4\text{volts}$ and $V_{GS} = 8\text{volts}$. (05 Marks) Dec2019-Jan 2020. / (4Marks)MQP-1.

Soln:-

$$k = \frac{I_{D(on)}}{[V_{GS(on)} - V_T]^2}$$
$$= \frac{4 \times 10^{-3}}{[6 - 4]^2} = 1 \times 10^{-3} \text{ A/v}^2.$$

$$\boxed{k = 1 \times 10^{-3} \text{ A/v}^2}$$

$$I_D = k (V_{GS} - V_T)^2$$
$$= 1 \times 10^{-3} [8 - 4]^2$$
$$= 1 \times 10^{-3} (4)^2 = 16 \times 10^{-3} \text{ A}.$$

$$\boxed{I_D = 16 \text{ mA}}$$

P-channel Enhancement MOSFET

Explain the construction and working of P-channel enhancement type MOSFET. (8 Marks) MQP-1.

Construction:

- The construction of the p-channel enhancement type MOSFET is exactly opposite to that of n-channel enhancement type MOSFET. Here, the substrate is of n-type and regions are of p-type as shown in the Fig.




Fig. Construction of p-channel enhancement type MOSFET

- As shown in the Fig. voltage polarities and current directions are reversed. The drain characteristics appear exactly as in the Fig. but with V_{DS} with negative values, I_D in opposite direction and V_{GS} having opposite polarities as shown in the Fig.

Drain Characteristics:




Fig. Drain characteristics of p-channel enhancement MOSFET

Transfer Characteristics:

- Fig. shows the transfer characteristics of p-channel enhancement type MOSFET. In the p-channel enhancement type MOSFET, the transfer characteristic is a mirror image about the I_D axis (y axis) of the transfer characteristics of n-channel depletion type MOSFET, since the V_{GS} is negative.





Fig. Transfer characteristics of p-channel enhancement type MOSFET


symbols of E-MOSFET.

• Fig. shows graphic symbols for n and p-channel enhancement type MOSFET.



Simplified symbol

(a) Symbols for n-channel enhancement type MOSFETs



Simplified symbol

(b) Symbols for p-channel enhancement type MOSFETs

Problems:

Ex. For a depletion type MOSFET, determine I_D if $V_{GS} = -1\text{ V}$, $V_P = -4\text{ V}$ and $I_{DSS} = 16\text{ mA}$.

Sol. :

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

$$= 16 \left(1 - \frac{(-1)}{(-4)} \right)^2$$

$$= 9\text{ mA}$$

Ex. For a depletion type MOSFET, determine value of I_{DSS} , if $I_D = 10\text{ mA}$, $V_{GS} = -2$, $V_P = -4\text{ V}$.

Sol. :

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

$$I_{DSS} = \frac{I_D}{\left(1 - \frac{V_{GS}}{V_P} \right)^2} = \frac{10\text{ mA}}{\left(1 - \frac{(-2)}{(-4)} \right)^2}$$

$$= 14.14\text{ mA}$$

Ex. For E-MOSFET, determine value of I_D , if $I_{D(ON)} = 4\text{ mA}$, $V_{GS(ON)} = 6\text{ V}$, $V_T = 4\text{ V}$ and $V_{GS} = 8\text{ V}$.

Sol. :

$$K = \frac{I_{D(ON)}}{(V_{GS(ON)} - V_T)^2}$$

$$= \frac{4 \times 10^{-3}}{(6-4)^2} = 1 \times 10^{-3}\text{ A/V}^2$$

$$I_D = K(V_{GS} - V_T)^2$$

$$= 1 \times 10^{-3} (8-4)^2 = 16\text{ mA}$$

Ex. For a depletion type MOSFET, determine V_P , if $V_{GS} = -1\text{ V}$, $I_D = 8\text{ mA}$ and $I_{DSS} = 12\text{ mA}$.

Sol. :

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

$$8 = 12 \left(1 - \frac{(-1)}{V_P} \right)^2$$

$$V_P = \frac{1}{\sqrt{\frac{8}{12}} - 1}$$

$$= -5.45\text{ V}$$

Ex. For E-MOSFET, determine value of V_T , if $K = 1\text{ mA/V}^2$, $I_{D(ON)} = 4\text{ mA}$, $V_{GS(ON)} = 5\text{ V}$.

Sol. :

$$K = \frac{I_{D(ON)}}{(V_{GS(ON)} - V_T)^2}$$

$$V_T = V_{GS(ON)} - \sqrt{\frac{I_{D(ON)}}{K}} = 5 - \sqrt{\frac{4}{1}} = 3\text{ V}$$

Advantages of MOSFET over JFET



➤ *State the advantages of MOSFET over JFET ?*

The advantages of MOSFET over JFET are :



- Input resistance of MOSFET is higher than JFET.
- JFET can be operated in only depletion mode, however, MOSFET can be operated in enhanced mode as well as depletion mode.
- It can operate with positive as well as negative gate voltages.

Comparison between JFETs and MOSFETs



➤ *Compare n - channel JFET and p - channel JFET.*

Sr. No.	n-channel JFET	p-channel JFET
1.	Symbol 	Symbol 
2.	Electrons are the current carriers.	Holes are the current carriers.
3.	Mobility of electrons is large in n-channel JFET.	Mobility of holes is poor in p-channel JFET.
4.	Input noise is less.	Input noise is more.
5.	Large transconductance.	Less transconductance.

➤ **Compare JFET and MOSFET.**

Sr. No.	Parameter	JFET	MOSFET
1.	Types	a) n-channel b) p-channel	A) n-channel depletion type MOSFET B) p-channel depletion type MOSFET C) n-channel enhancement type MOSFET D) p-channel enhancement type MOSFET
2.	Symbols		
3.	Operation mode	Operated in depletion mode.	Operated in depletion and enhancement mode.
4.	Input impedance	High (> 10 MΩ)	Very high (> 10,000 MΩ)
5.	Gate	Gate is not insulated from channel.	Gate is insulated from channel by a layer of SiO ₂ .
6.	Channel	Channel exists permanently .	Channel exists permanently in depletion type MOSFET, but not in enhancement type MOSFET.

➤ **Compare D - MOSFET and E - MOSFET.**

Sr. No	Parameter	Depletion type	Enhancement type
1.	Symbols		
2.	Channel	Exists permanently.	Channel is physically absent. It is induced after application of positive gate voltage above the threshold value for n-channel enhancement type MOSFET and negative gate voltage above threshold value for p-channel enhancement type MOSFET.
3.	Operation	Can be operated in depletion mode as well as enhance mode.	Can only be operated in enhance mode.
4.	Current flow	Drain current flows on application of drain to source voltage, at $V_{GS} = 0$.	Practically no current flows on application of drain to source, at $V_{GS} = 0$. Current flows only when V_{GS} is above threshold level.

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in


Complementary Metal oxide Semiconductor

Topic 3. CMOS

Explain CMOS as an inverter with neat circuit diagram. Give its equivalent circuit and its advantages. (08 Marks) Dec 2018-Jan 2019.


With a neat circuit diagram explain the working of CMOS inverter. (06 Marks) June-July 2019./ (06 Marks) Dec 2019-Jan 2020./ (6 Marks) MQP-1./ (7 Marks) MQP-2./ (6 Marks) MQP-3

Soln: Fundamentals:
* Inverter




* W.K.T in NMOS $i_D [D \rightarrow S]$
and PMOS $i_D [S \rightarrow D]$.

NMOS operation:-



if $A=1$ then transistor behaves as closed switch.

PMOS



if $A=0$, then transistor behaves as closed switch.

CMOS INVERTER:-

* CMOS is the Complementary MOS wherein two enhancement MOSFETs, one N-type and other P-type (PMOS), are connected as a Complementary pair.

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

* The two gates are connected to form the input terminal and the two drains are connected to form the output terminal as shown in fig.




fig a. CMOS inverter




fig b. Equivalent circuit for $V_i = 5V$, state 1 (Logic 1)

fig c. CMOS Circuit

Table:-

input (V_i)	T_1	T_2	output (V_o)
0V (Logic 0)	OFF (o.c)	ON (s.c)	5V (Logic 1)
5V (Logic 1)	ON (s.c)	OFF (o.c)	0V (Logic 0)

Operation:

Case i. Input $V_i = 5V$ (Logic 1).

$$V_{GS2} = 5 - 5 = 0 \text{ Volt}$$

T_2 is nonconducting, (OFF), \rightarrow (OC) draws only leakage current offers high resistance (R_2).

T_1 is conducting (ON); \rightarrow (SC) offer very low resistance (R_1).

output $V_0 \cong 0 \text{ volt}$ (Logic-0).

$$\text{i.e. } V_0 = \frac{R_1}{R_1 + R_2} \cdot V_{SS} \cong 0 \text{ volt}$$

Case ii. input $V_i = 0 \text{ Volt}$ \Rightarrow Logic-0.

$V_{GS2} = -5V$, T_2 conducting (Low resistance)

$V_{GS1} = 0V$; T_1 nonconducting (high resistance)

output $V_0 \cong 5V \Rightarrow$ (Logic-1)

i.e. the Circuit acts as an inverter; Logic-1 input produces Logic-0 output and vice-versa.

obs:-

- i. In the circuit only one transistor is turned ON in any of the output states
- ii. As the transistors are connected in series, no current is drawn from the battery source in either of the two states. Current is drawn from battery only during state transitions [i.e. switch from logic 0 to logic 1 vice-versa].
- iii. CMOS Circuits, ∴ draw extremely low power from the battery source and so their energy consumption is very small. This is the major attraction why CMOS is used in digital applications.

Adv.

Advantages of CMOS Circuit

- i. The drain current is very low and flows mainly during transition from one state to the other (ON/OFF).
- ii. The power drawn in steady state is extremely small.
- iii. CMOS circuit consumes less power.
- iv. Can be operated at high voltages to improve noise immunity.

Silicon Controlled Rectifier (SCR)

- * SCR is a 4 layer, three junction P-n-p-n Semiconductor Switching device.
- * SCR is a Semiconductor Switching device used as a Controlled Switch for rectification.

Construction:-




fig.1: Construction of SCR.

- * The fig. shows the symbol of SCR.





fig. symbol of SCR.

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D
 Dept. of E&CE B.M.S.I.T
 Email: dankan.v@bmsit.in




* SCR is a four layer p-n-p-n device where p and n-layers are alternately arranged. The outer layers are heavily doped while inner layers are lightly doped.

* There are three p-n junctions called J_1 , J_2 and J_3 .

* The outer p-layer is called anode and outer n-layer is called cathode. Middle p layer is called gate.

Equivalent Circuit:

SCR is a two diodes connected back to back or two transistors connected back to back.



T_1 - p-n-p
 T_2 - n-p-n
 } Transistors

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D
 Dept. of E&CE B.M.S.I.T
 Email: dankan.v@bmsit.in

Working of SCR:-

Topic 4. SCR


Explain V-I characteristics of SCR. (06 Marks) Dec 2018-Jan 2019./ (6 Marks)MQP-2/(6 Marks)MQP-3

Soln:- SCR has three basic modes of operation.

- i. Reverse blocking mode.
- ii. Forward blocking (off-state) mode.
- iii. Forward conduction (ON-state) mode.

i. Reverse blocking Mode.


* In Reverse blocking mode cathode is made more positive than anode. i.e. $V_{anode} < V_{cathode}$.



* Junctions J_1 and $J_3 \Rightarrow R \cdot B$ and $J_2 \Rightarrow F \cdot B$.

* Since J_1 is R and J_3 are R.B. \therefore No current flow in the ckt.


* if we increase the external bias voltage greater than the Reverse breakdown voltage (V_{BR}) Avalanche Breakdown occurs.



Dept. of E&CE, B.M.S.I.T Bangalore

i.e. Forward Blocking Mode:-
 * Anode is made positive than the cathode.

i.e. $V_{anode} > V_{cathode}$.
 Mode A but $< V_{BO}$ (break over voltage).




* Junctions J_1 and J_3 are F.B.

* Junction J_2 is R.B.

Since Junction J_2 is R.B
 NO Current will flow in the circuit.

∴ circuit acts as an open switch.

* When Anode voltage is kept on increasing in comparison with cathode, at one particular voltage there will be a Breakdown occurs at Junction J_2 , results in large amount of current will start to flow.




iii. Forward Conduction Mode:-

In this Mode $V_{anode} > V_{cathode}$
 $f > V_{BO}$
 (or)

By applying Gate pulse,
 ON switch (i.e. S.C), there are two

* To use SCR as an ON switch.

Method 1:- By increasing anode voltage more than the forward Breakover voltage Result that Junction J_2 Break down occurs \therefore large current will start flowing in the circuit.




$V_{Anode} > V_{cathode}$
 and $> V_{BO}$

$\Rightarrow J_1 \& J_3$ are F.B
 and Break down occurs at Junction J_2 \therefore current starts flowing.


and at this Method $I_G = 0A$.

Method 2:- By applying ⁺Gate pulse. (b) applying potential at Gate terminal.



* In this Mode of operation Junction J_1 and J_3 act as F.B.
 * due to external +ve Gate pulse Junction J_2 will be under F.B condition.

Note! In forward conduction Mode all the Junctions J_1, J_2 and J_3 will be in forward-biased Mode \therefore Current flows in a circuit easily and SCR acts as short circuit (closed switch) and $I_G \neq 0$.



Dept. of E&CE, B.M.S.I.T Bangalore

fig:- I-V characteristics of SCR.

$$V_{F3} < V_{F2} < V_{F1} < V_{BO}$$

Page

Defn

i. Forward Break over voltage V_F @ V_{BO} :-

* Forward Break-over Voltage V_F @ V_{BO} is the voltage at which for a given I_G , the SCR enters into conduction mode.

* The forward Break-over voltage reduces as I_G increases.

$$\text{i.e. } I_{G3} > I_{G2} > I_{G1} > 0.$$

$$\Rightarrow V_{F3} < V_{F2} < V_{F1} < V_{BO}.$$

ii. Holding Current (I_H).

Holding current I_H is the value of the current below which SCR switches from conduction state to forward blocking region/state (off-state).
(constate)

iii. Reverse breakdown voltage (V_{BR}).

It is the reverse voltage (Anode-negative and cathode-positive) above which the reverse breakdown occurs, breaking J_1 and J_3 junctions.

G

note:-

i. Reverse blocking Mode. [SCR - off]

$J_1, J_3 \Rightarrow R.B$
 $J_2 \Rightarrow F.B$

No current flows in ckt.
 Since SCR acts as a O.C (open ckt).

ii. Forward blocking Mode [SCR - off state]

$J_1, J_3 \Rightarrow F.B$
 $J_2 \Rightarrow R.B$

Small leakage current due to minority charge carriers

SCR - off state acts as an open ckt (O.C).

iii. Forward conduction Mode:- (SCR ON state SC).

$J_1, J_2, J_3 \Rightarrow F.B.$

Current flows in ckt. Since SCR acts as short ckt.

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D
 Dept. of E&CE B.M.S.I.T
 Email: dankan.v@bmsit.in

What is SCR ? Explain the working of SCR using two transistor model. (06 Marks) June-July 2019./
 (06 Marks) Dec 2019-Jan 2020./ (8 Marks) MQP-1./ (6 Marks) MQP-2./ (6 Marks) MQP-3

Soln:- SCR is a four layered, three junction, three terminal Silicon Controlled Rectifier.
 Semiconductor

* The two transistor Model of SCR is shown in the fig.




Fig. a: Cross-sectional View.




Fig. b: Equivalent circuit

Fig.:- Two transistor Model.

* The base of pnp is connected to the collector of npn transistor. and the collector of pnp is connected to the base of npn. While the gate is connected to the base of npn @ collector of pnp transistor.

- * The Corresponding two-transistor Equivalent circuit is shown in fig b. observe that the connections are consistent with fig a.
- * The Collector Current of T_1 becomes base current of T_2 and collector current of T_2 becomes base current of T_1 .

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

What is commutation in SCR? Explain two types of commutation. (05 Marks) June-July 2019.

Soln! - Commutation :- SCR is turned ON by applying gate pulse. But when SCR conducts, the gate pulse has NO control on its conduction. Hence it can NOT be turned off by removing gate pulse. Thus external circuit is required to turn off SCR.

The Mechanism of turning-off the SCR is called Commutation.


Types :-

- i. Natural Commutation.
- ii. Forced Commutation.

Q. Natural Commutation :-

* The natural Commutation is also called Line commutation, because it uses Supply Line voltage for turning off the SCR.

* The Supply voltage Naturally passes through zero due to which current through SCR becomes zero at the instant when Line voltage becomes zero.



- * As the Current through SCR becomes zero, the SCR turns off.
- * After passing through zero, the a.c voltage becomes negative which appears across the SCR and it does not conduct.
- * Thus natural Commutation takes place without any external components hence it is called natural commutation.
- * For the natural commutation, supply voltage must be a.c it cannot be used for d.c voltage.

ii. Forced Commutation of SCR:

- * The forced commutation is used when the supply is d.c.
- * A commutation requires external circuit which is connected across SCR. It is called forced commutation.
- * The current through SCR is forced to become zero by passing a current in opposite direction using an external circuit.
- * Fig. shows one of the turn-off circuits used for forced commutation.




Fig: Forced Commutation.

- * A transistor Q_1 is connected across the SCR T_1 .
- When SCR is conducting I_B is zero and Q_1 is off.
- * To turn-off SCR, a positive pulse is applied to base of Q_1 , which drives Q_1 in saturation and circulates high current I_{off} , in opposite direction to the conduction current of SCR.
- * This drops SCR total current below the holding current and the SCR turns-off.
- * turn-off time of an SCR is typically 5-30 μ sec.

Comparison between Natural and Forced Commutation:

Sr. No.	Natural commutation	Forced commutation
1.	No external commutation components are required.	External commutation components are required.
2.	Requires AC voltage at the input.	Works on DC voltages at the input.
3.	Used in controlled rectifiers, AC voltage controllers etc.	Used in choppers, inverters etc.
4.	No power loss takes place during commutation.	Power loss takes place in commutating components.
5.	SCR turns-off due to negative supply voltage.	SCR can be turned-off due to voltage and current both.
6.	Cost of the commutation circuit is nil.	Cost of the commutation circuit is significant.

Merits or Advantages of SCR

merits of SCR.

1. Very small amount of gate drive is required.
2. SCRs with high voltage and current ratings are available.
3. On state losses of SCR are less.
4. Can handle large power
5. Can be used as a switch.
6. Easy to turn on.
7. Can be easily protected with a fuse.

Demerits or disadvantages of SCR

demerits of SCR.

1. Gate has no control, once SCR is turned on.
2. External circuits are required for turning it off.
3. Operating frequencies are low.
4. Additional protection circuits are required.
5. Conducts only in one direction hence controls power during only one half cycle of a.c. input.

Applications of SCR

the various applications of SCR.

1. Controlled rectifiers.
2. A.C. voltage stabilizers.
3. D.C. to D.C. converters called choppers.
4. D.C. to A.C. converters called inverters.
5. Dimmerstats to control light intensity.
6. For speed control schemes of d.c. and a.c. motors called drives.
7. As a switch.
8. Heater control circuit.
9. In protection circuits.

=====

Explain phase controlled application of SCR. (6 Marks) MQP-1.

- The SCRs conduct in one direction hence can be used in the rectifier circuits. The phase i.e. instant of turning on the SCR can be controlled, to control the average power delivered to the load, using such phase control circuits.
- The Fig. shows circuit for variable resistance phase control using SCR. As shown in the Fig. triggering circuit consists of a diode and resistor in series with the gate. By changing resistor R it is possible to change gate current at specific point on the sine wave. Recall that the SCR is a current operated device and it is the gate current (injected carriers) that turns on the SCR.
- Therefore by changing resistor R, the point on the sine wave at which the SCR fires can be changed, as shown in the Fig. This makes it possible to change the average power delivered to the load.




Fig. Variable half wave rectifier

- In the negative half of cycle, SCR is in the reverse blocking state. The diode D_1 in the gate circuit blocks the reverse voltage on the gate.
- As shown in the Fig. 2. , α is a **firing angle** and ϕ is a **conduction angle**. With this gate circuit maximum firing angle we can get is 90° .




Fig. 2. Waveforms of variable phase control circuit for firing angle α

Note: 1. Fringing angle (α) + conduction angle (ϕ) = 180° .

2. Maximum Fringing angle is $\alpha_{max} = 90^\circ$.

MODULE-3**Operational Amplifiers and Applications**

Introduction to Op-Amp, Op-Amp Input Modes, Op-Amp Parameters-CMRR, Input Offset Voltage and Current, Input Bias Current, Input and Output Impedance, Slew Rate (12.1, 12.2 of Text 2)

Applications of Op-Amp- Inverting amplifier, Non-inverting amplifier, Summer, Voltage follower, Integrator, Differentiator, Comparator (6.2 of Text 1)

1. Text 1 : D.P Kothari, IJ Nagarath, "Basic Electronics", 2nd edition, Mc Graw Hill, 2018.
2. Thomas L. Floyd, "Electronic Devices", Pearson Education, 9th edition, 2012.


=====
Part A: Basics of Op-amp

1. Explain the block diagram of an operational amplifier. **(06 Marks) Dec 2018-Jan 2019.**
 2. Define the following terms with respect to op-amp.
 - i. CMRR
 - ii. Slew rate
 - iii. μ p offset voltage and current
 - iv. μ p bias current
 - v. Supply voltage Rejection Ration
 - vi. Common Mode Gain A_c of Opamp
 - vii. Input bias
 - viii. Input impedance
 - ix. Output impedance
 - x. Virtual ground


(08 Marks) Dec 2018-Jan 2019 / (08 Marks) June-July 2019 / (08 Marks) Dec 2019-Jan 2020. / MQP-1/ MQP-2/MQP-3
 3. A certain op-amp has an open loop voltage gain of 1,00,000 and common mode gain of 0.2. Determine the CMRR and express it in decibels. **(4 Marks) MQP-2**
 4. Explain the different μ p modes of an op-amp. **(06 Marks) Dec 2018-Jan 2019 .**
 5. What is Op-amp? List the characteristics of ideal Op-amp. **(06 Marks) June-July 2019 / (06 Marks) Dec 2019-Jan 2020. / (6Marks) MQP- 1**
 6. Describe the characteristics of basic op-amp. List out its ideal characteristics. **(08 Marks) MQP-2**
 7. Explain the different input modes of an OP-AMP. **/(06 Marks) Dec 2019-Jan 2020.**
- =====

*Dr.Dankan Gowda V M.Tech.,Ph.D**Dept. Of E&CE., B.M.S.I.T***Part B: Applications of Op-amp**

1. Explain the operation of an op-amp as a non inverting amplifier with neat diagram and waveforms. **(06 Marks) Dec 2018-Jan 2019./ MQP-2**
2. Explain the operation of an Op-AMP as inverting amplifier with neat diagram and waveforms. **/(06 Marks) Dec 2019-Jan 2020./ MQP-1/MQP-3**
3. Draw the three input inverting summer circuit and derive an expression for its output voltage. **(8 Marks) MQP-1**
4. Derive an expression for the output voltage of an inverting summer. **(06 Marks) MQP-3**
5. A non inverting amplifier circuit has an input resistance of $10\text{K}\Omega$ and feedback resistance $60\text{K}\Omega$ with load resistance of $47\text{K}\Omega$. Draw the circuit. Calculate the output voltage, voltage gain, load current when the input voltage is 1.5 Volts. **(08 Marks) MQP-3**
6. Explain op-amp as a subtractor with neat circuit diagram. **(08 Marks) Dec 2018-Jan 2019.**
7. For an op-amp circuit shown in fig. Find the output V_{o1} and V_{o2} . Also write the function of each op-amp used. **(06 Marks) Dec 2018-Jan 2019 /MQP-1**



8. Explain how Op-amp can be used as i) Integrator and ii) Voltage follower. **(08 Marks) June-July 2019. /(08 Marks) Dec 2019-Jan 2020./ MQP-2/MQP-3**
9. Explain how op-amp can be used as differentiator. **(06 Marks) June-July 2019./MQP-1**
10. The input to the basic differentiator circuit is a sinusoidal voltage of peak value of 10mV and frequency 1.5KHz . Find the output if, $R_f=100\text{K}\Omega$ and $C_1=1\mu\text{F}$. **(6 Marks) MQP-3**
11. Find the output of the Op-amp circuit shown in Fig. below. **(08 Marks) June-July 2019**



12. Design an Op-Amp circuit to obtain output expression as $V_0 = -[V_1 + 3V_2 + 5V_3]$. **(06 Marks) June-July 2019.**

13. Design an adder circuit using Op-Amp to obtain output Voltage as $V_0 = -[2V_1 + 3V_2 + 5V_3]$ assume $R_f = 10K\Omega$ (06 Marks) **Dec 2019-Jan 2020./ MQP-1/MQP-2.**

=====

Dr.Dankan Gowda V M.Tech.,Ph.D
Dept. Of E&CE., B.M.S.I.T

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"


Dr. Dankan Gowda V M.Tech., Ph.D
 Dept. of E&CE B.M.S.I.T
 Email: dankan.v@bmsit.in

MODULE-3

Part A: Basics of Op-amp

Explain the block diagram of an operational amplifier. (06 Marks) Dec 2018-Jan 2019.

Soln:- Block diagram of a Typical op-AMP



Non inverting input (+) v_+
 Inverting input (-) v_-
 • Dual input balanced output differential amplifier
 R_i

Dual input unbalanced output Differential amplifier (multi stage amplifier)

Emitter follower BJT
 Ideal
 $R_i = \infty$
 $R_o = 0$

Push-pull amplifier
 $A_v \approx \infty$
 R_o (Low \downarrow)
 Practically
 \uparrow
 \downarrow

i. Input stage :-

* It consists of a dual input, balanced output differential amplifier.

- * its function is to amplify the difference of two input signals.
- * it provides high differential gain, high input impedance (R_i) and low output impedance.

ii. Intermediate stage :-

- * The overall gain requirement of an opamp is very high. Since the input stage alone cannot provide such a high gain.

- * Intermediate stage is used to provide the required additional voltage gain.
- * it consists of another differential amplifier with dual input, and unbalanced (single ended) output.

iii. Buffer and Level shifting stage:-

- * Level shifting stage is used to bring down the d.c voltage level to zero with respect to ground potential.
- * Buffer is usually an emitter follower used for impedance matching.

iv. Output Stage:-

- it consists of a push-pull amplifier, which provides
- * Large A.C^{o/p} voltage swing
 - * Raises current supply capability of opamp.
 - * maintains low output impedance.

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

Define the following terms with respect to op-amp.

- i. CMRR
- ii. Slew rate
- iii. (i_p) μ p offset voltage and current
- iv. (i_b) μ p bias current
- v. Supply voltage Rejection Ration (σ) [PSRR]
- vi. Common Mode Gain A_c of Opamp
- vii. Input bias i_p offset voltage.
- viii. Input impedance
- ix. Output impedance
- x. Virtual ground

(08 Marks) Dec 2018-Jan 2019 / (08 Marks) June-July 2019 / (08 Marks)
Dec 2019-Jan 2020. / MQP-1/ MQP-2/MQP-3

e. CMRR [Common Mode Rejection Ratio]

CMRR is defined as the ratio of the differential gain ' A_d ' to the common mode gain ' A_c '.

$$CMRR = \rho = \frac{A_d}{A_c}$$

CMRR is always expressed in decibels as

$$(CMRR)_{dB} = 20 \log_{10} \left(\frac{A_d}{A_c} \right)$$

The typical value of CMRR for $\mu A741$ op-amp is 90dB.

* Higher the value of CMRR, better is the ability of the op-amp to reject the common mode signal.


ii. Slew Rate:-

Slew rate of the op-amp is defined as the Maximum rate of change of its output voltage w.r.t time and is expressed in volts per microsecond. (V/μs)

$$\therefore S = \text{slew rate} = \left. \frac{dV_o}{dt} \right|_{\text{max}}$$

* For IC 741 opamp, the slew rate is 0.5 V/μ-sec.

* The ideal value of slew rate is infinite.



Slew Rate Equation:-

* Consider unity gain opamp circuit with sinusoidal input

$$\therefore \bar{V}_{in} = V_m \sin \omega t$$

for unity gain, $\bar{V}_o = \bar{V}_{in} = V_m \sin \omega t$

$$\therefore S = \left. \frac{dV_o}{dt} \right|_{\text{max}} = \left. \frac{d(V_m \sin \omega t)}{dt} \right|_{\text{max}}$$

$$S = \left| \frac{dV_o}{dt} \right| = |V_m \cdot \omega \cdot \cos \omega t|$$

Maximum value of $|\cos \omega t| = 1$

$$\therefore S = V_m \cdot \omega = V_m (2\pi f)$$

$$S = V_m \omega = 2\pi f V_m$$

* ideally higher the value of S, better is the performance of op-amp.


* For free distortion output, the maximum allowable input frequency can be obtained from Slew rate eqⁿ as,

$$f_m = \frac{S}{2\pi V_m} \text{ Hz}$$

V_m - peak output voltage.

This is called full power bandwidth of the op-amp.

Ex. 1.1 Input offset voltage: - (V_{ios})



* whenever both the input terminals of the op-amp are grounded, the practical op-amp shows a small non-zero output voltage. This is due to mismatching present in the internal circuit of an op-amp.

* Such a voltage can cause error in the practical application for which op-amp is used.

* To make such a voltage zero, it is necessary to apply small difference voltage between the two input terminals of an op-amp. This voltage is called input offset voltage.


Defⁿ:-

The differential voltage that must be applied between the two input terminals of an op-amp, to make the output voltage zero is called "input offset voltage" and denoted as V_{ios} .

- * Smaller the value of V_{ios} , better is the matching of the input terminals.
- * V_{ios} depends on the temperature.
- * for opamp 741, the V_{ios} is 6mVolt.

iiib - Input offset Current :- (I_{ios})


* The algebraic difference between the currents flowing into the two input terminals of the op-amp is called "input offset current" and denoted as I_{ios} .



- * $I_{ios} = |I_{b1} - I_{b2}|$
 I_{b1} - Current entering into non-inverting terminal.
 I_{b2} - Current entering into inverting terminal.
- * Ideally I_{ios} is zero while for opamp 741, maximum value of I_{ios} is 200nA.

iv. Input Bias Current (I_{b_i})

- * The average value of the two currents flowing into the op-amp input terminals is called input bias current and denoted as I_{b_i} .



- * mathematically:

$$I_{b_i} = \frac{I_{b_1} + I_{b_2}}{2}$$

- * ideally it should be zero while for op-amp 741, maximum value of I_{b_i} is 500 nA.

v. Supply Voltage Rejection Ratio (or) Power Supply Rejection Ratio (PSRR)

PSRR is defined as the ratio of change in input offset voltage due to change in the supply voltage producing it, keeping other power supply voltage constant.

→ if V_{EE} is constant


[Measured in mV/V (or) μ V/V.]

⇒

$$PSRR = \frac{\Delta V_{ios}}{\Delta V_{cc}} \Big|_{V_{EE} \text{ - constant}}$$

(or)

$$PSRR = \frac{\Delta V_{ios}}{\Delta V_{EE}} \Big|_{V_{cc} \text{ - constant}}$$



- * Typical value of PSRR for μ C 741 is 30 μ V/V.

V_{cc}
 V_{EE} } Supply voltages.

vi. Common Mode Gain (A_c)

- * if input voltages of an opamp v_1 and v_2 are equal then ideally output voltage must be zero.
- * But the output voltage of a practical differential amplifier not only depends on the difference voltage but also depends on the average common level of the two inputs.

* ie $\bar{V}_c = \frac{v_1 + v_2}{2}$, where V_c - Common mode signal.

- * The gain with which op-amp amplifies the common mode signal to produce the output is called common mode gain of an op-amp denoted as A_c .

$$\bar{V}_o = V_c \cdot A_c$$

$$A_c = \frac{V_o}{V_c}$$

Common Mode gain.

Thus there exists some finite output for $v_1 = v_2$ due to such common mode gain A_c , in case of practical op-amps.

- * Total output voltage of any differentially amplifier is total of $\bar{V}_o = A_d \bar{V}_d + A_c \bar{V}_c$ volt's.


$$\bar{V}_o = A_d \bar{V}_d + A_c \bar{V}_c$$

\uparrow $(v_1 - v_2)$ \uparrow $A_d = \frac{v_o}{v_d}$ $\frac{v_1 + v_2}{2}$ \uparrow $A_c = \frac{v_o}{v_c}$

for ideal op-amp $A_d = \infty$, while $A_c = 0$. This ensures zero output for $v_1 = v_2$.

vii. output offset voltage (V_{oos})

When both the input terminals are shorted and connected to ground, the output should be ideally zero but practically there exists a small dc output voltage known as output offset voltage (V_{oos}).



viii. Input impedance (R_i)

* it is the equivalent resistance measured at either the inverting (or) non-inverting input terminal with respect to ground.

- * it is denoted as R_i and must be as high as possible.
- * The ^{ideal} value of R_i is infinite (∞) but practically for $\mu 741$ in the range of $M\Omega$.

ix. Output impedance (R_o)


- * it is the equivalent resistance measured between the output terminal of the op-amp with respect to ground.
- * its value must be as low as possible. (ideally zero).
- * it is denoted as R_o and for op-amp $\mu 741$ it is 75Ω .

bx

x. Virtual ground :-

Whenever the op-amp operated in Negative feedback (closed loop mode) mode the potential at inverting and Non inverting terminals are equal. i.e. $V^+ = V^-$

Consider the inverting amplifier



potential at node A (V_1) = potential at node B (V_2).

w.k.t the differential gain of a

$$A_d = \frac{V_o}{V_d}$$

Differential input voltage $(V_1 - V_2)$ \rightarrow $V_d = \frac{V_o}{A_d}$ \leftarrow ideally it is ∞ for opamp.

$$V_d = \frac{V_o}{\infty} = 0$$

$$\text{i.e. } (V_1 - V_2) = 0$$

$$\Rightarrow \boxed{V_1 = V_2} \text{ proved i.e. } V^+ = V^-$$


Virtual Ground Concept is Very useful in analysis of an op-amp when negative feedback is employed. it will simplify a lot of calculations and derivations.

Gain opamp - open loop gain

(or) Differential gain :-

* it is the ratio of output voltage to the differential input voltage, when op-amp is in open-loop configuration, without any feedback.

* it is also called large signal voltage gain (or) open loop gain and denoted as A_{OL} .



$$A_d = \frac{V_o}{V_d}$$

$$A_{OL} = \frac{V_o}{V_d}$$

$$(A_d)_{dB} = 20 \log \left(\frac{V_o}{V_d} \right)$$

* For op-amp 741 IC, it is typically 2,00,000.


Gain-Bandwidth product (or) (UGBWP)

* it is the BW (frequency) of op-amp when voltage gain is unity (ie 1).

* The gain is generally expressed in dB. Thus unity gain has dB value $20 \log(1) = 0 \text{ dB}$.

$$GBWP = 10^6$$

i.e. $\boxed{\text{Gain} \times \text{BW} = 10^6}$



* it is about 1 MHz for op-amp 741.

* The gain bandwidth product is also called Unity gain Bandwidth (UGB) (or) closed loop B.W.

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

A certain op-amp has an open loop voltage gain of 1,00,000 and common mode gain of 0.2. Determine the CMRR and express it in decibels. (4 Marks) MQP-2

Soln:-

$$A_{OL} = 1,00,000 = A_d$$


$$A_c = 0.2$$

$$CMRR = \frac{A_d}{A_c} = \frac{1 \times 10^5}{0.2} = 5 \times 10^5$$

$$(CMRR)_{dB} = 20 \log(A_d/A_c) = 20 \log(5 \times 10^5)$$

$$(CMRR)_{dB} = 113.979 \approx 114 \text{ dB}$$

Problem For a particular op-amp, the input offset current is 20 nA while input bias current is 60 nA . Calculate the values of two input bias currents.



Soln:- $I_{ios} = 20 \text{ nA} = I_{b1} - I_{b2} \leftarrow \textcircled{1}$

$$I_b = 60 \text{ nA} = \frac{I_{b1} + I_{b2}}{2} \leftarrow \textcircled{2}$$

$$\begin{aligned} I_{b1} - I_{b2} &= 20 \times 10^{-9} \\ I_{b1} + I_{b2} &= 120 \times 10^{-9} \end{aligned}$$

Solving

$$I_{b1} = 70 \text{ nA}$$

$$I_{b2} = 50 \text{ nA}$$

$$I_{b1} = 70 \times 10^{-9}$$

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

Explain the different μp modes of an op-amp. (06 Marks) Dec 2018-Jan 2019.

Explain the different input modes of an OP-AMP. (06 Marks) Dec 2019-Jan 2020.

Soln: input modes of an Op-amp are

- i. Single-ended differential Mode.
- ii. Double ended differential mode.
- iii. Common mode.

i. Single-ended differential mode:

* When an opamp is operated in the single ended differential mode, one input is grounded and a voltage signal is applied to the other input.




fig a Single ended inverting mode




fig b Single ended Non-inverting mode

fig a: Single ended differential Mode.

ii. Double Ended Differential Mode:

- * Two opposite-polarity (out-of-phase) signals are applied to the inputs.
- * The output of opamp V_{out} is amplified version of difference between two input signals.





Fig. 2. Double-ended differential mode.

- * Equivalently, double-ended differential mode can be represented by a single source connected b/w the two inputs as shown in fig. b.

iii. Common Mode:

- * In Common mode, two signal voltages of the same phase, frequency, and amplitude are applied to the two inputs.
- * When equal input signals are applied to both inputs, they tend to cancel, resulting a zero output voltage.



"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

What is Op-amp? List the characteristics of Ideal Op-amp. (06 Marks) June-July 2019/(06 Marks) Dec 2019-Jan 2020./(6Marks) MQP- 1

Describe the characteristics of basic op-amp. List out its Ideal characteristics. (08 Marks) MQP-2

Soln: opamp is direct coupled multistage voltage amplifier with very high gain. it has very high input impedance and a very low output impedance.

i. Infinite voltage gain ($A_{OL} = \infty$)

The open loop ^{voltage} gain of opamp (A_{OL}) of ideal opamp is i.e. infinity.

i.e. $A_{OL} = \infty$.

ii. Infinite input impedance ($R_i = \infty$).

An ideal opamp doesn't draw any current from the voltage source connected to its input terminals. Thus its input impedance is infinite. i.e. $R_i = \infty \Omega$

iii. Zero output impedance ($R_{out} = 0$).

The output voltage of an ideal opamp is independent of the current drawn from it. This means opamp has zero output impedance.

i.e. $R_{out} = 0 \Omega$

iv. Infinite Bandwidth ($BW = \infty$).

An ideal opamp amplifies signals of any frequency with a constant gain, which implies that op-amp has infinite BW. i.e. $BW = \infty$.

v. infinite CMRR ($\rho = \infty$) -

$$CMRR = \rho = A_d / A_c = \frac{\text{differential gain}}{\text{common mode gain}}$$

The common mode rejection ratio of an ideal opamp is infinite. i.e. $CMRR = \infty$.

vi. Infinite Slew rate ($SR = \infty$)

ideal opamp has infinite slew rate, this implies that the op voltage changes simultaneously with the input voltages.

vii. The characteristics of an ideal op-amp do not change with temperature.

viii. The power supply rejection ratio of an ideal opamp is zero i.e. ($PSRR = 0$)

ix. Zero off-set voltage ?

The presence of small output voltage when $V_1 = V_2 = 0$ is called an offset voltage. for an ideal op-amp, offset voltage is zero.

Table: Summary :- parameters of ideal and practical (IC 741) opamp.

parameter	Ideal opamp	practical Op-amp (IC741)
1. Voltage Gain (AOL)	∞	$\approx 2 \times 10^5 \uparrow$
2. input impedance (Rin) in Ω	∞	$\approx 10^6 \uparrow$
3. Output impedance (Ro) in Ω	0	75 Ω . \downarrow
4. Bandwidth (BW) in Hz	∞	$10^6 \uparrow$
5. CMRR	∞	90dB \uparrow
6. slew rate (V/sec)	∞	$\approx 10^6$ V/sec \uparrow $\rightarrow 0.5$ V/ μ sec
7. Input offset Voltage	Zero	6mV (Low) \downarrow must be
8. PSRR	Zero	30 μ V/V. (\downarrow must be low)
9. i/p bias current (Ib) = $\frac{I_{b1} + I_{b2}}{2}$	Zero	500nA \downarrow
10. i/p offset current (I _{ios}) = $ I_{b1} - I_{b2} $	Zero	200nA. \downarrow

Problem An opamp has a slew rate of $0.5 \text{ V}/\mu\text{sec}$.

- i. what is the Maximum undistorted Sine wave which can be produced at a $f = 6.631 \text{ kHz}$?
- ii. what is the Maximum frequency of the Sine wave that op-amp can be produce at the output without distortion with peak value of 7 volts?

Soln: i. $S = 0.5 \text{ V}/\mu\text{sec} = 0.5 \times 10^6 \text{ V}/\text{sec}$

$f = 6.631 \text{ kHz}$, $V_m = ?$

$$S = 2\pi f \cdot V_m \Rightarrow V_m = \frac{S}{2\pi f} = \frac{0.5 \times 10^6}{2\pi \times 6.631 \times 10^3}$$

$$V_m = 12 \text{ volt}$$

ii. $f_m = ?$, $V_m = 7 \text{ volt}$, $S = 0.5 \times 10^6 \text{ V}/\text{sec}$


$$f_m = \frac{S}{2\pi \cdot V_m} = \frac{0.5 \times 10^6}{2\pi \times 7}$$

$$f_m = 11.3682 \text{ kHz}$$

problem.

Determine the output voltage of an opamp for the input voltages of $300\mu\text{V}$ and $240\mu\text{V}$. The differential gain of the amplifier is 5000 and the value of the cmRR is 10^5 .

Soln:



$$A_d = 5000, \text{ and } \text{cmRR} = 10^5 = \frac{A_d}{A_c}$$

$$V_{out} = A_d V_d + A_c V_c$$

$$A_c = \frac{A_d}{\text{cmRR}} = \frac{5000}{10^5} = \frac{[5]}{100} = 0.05$$

$$V_d = (V_1 - V_2) = 300\mu - 240\mu = 60\mu \text{ volt}$$

$$V_c = \frac{V_1 + V_2}{2} = \frac{300\mu + 240\mu}{2} = 270\mu \text{ volt}$$

$$V_{out} = A_d V_d + A_c V_c$$


$$= (5000)(60\mu) + (0.05)(270\mu)$$

$$= 0.3 + 0.135 \text{ m}$$

$$V_{out} = 300.135 \text{ m volt}$$

Ideally A_c must be zero and V_{out} should be only $A_d V_d$ which is equal to 300 mV . Higher the value of cmRR , the V_{out} is closer to its ideal value.

open-loop amplifier




In open loop amplifier, there will be no feedback signal from output to input.

The output voltage is $V_{out} = A_{OL} (V_1 - V_2)$

Closed Loop amplifier :-

Q.: Explain why closed loop configuration of op-amp is used in all the practical amplifier circuit and bring out the advantages of closed loop operation with negative feedback.

soln.:



figa:- Op-amp with negative feedback

- * The closed loop amplifier is possible using feedback. i.e. feeding some part of the output back to the input through resistor. always op-amp is used with negative feedback.
- * The gain resulting with feedback is called closed loop gain of the op-amp. Due to -ve feedback gain decreases.

Advantages of -ve feedback:-

- i. it reduces the gain and makes it controllable.
- ii. it reduces the distortion.
- iii. it increases the Bandwidth.
- iv. it increases the input resistance (R_i) of the op-amp. \uparrow
- v. it decreases the output resistance (R_o) of the op-amp. \downarrow
- vi. it reduces the effect of temperature and power supply.


Question. Applications of opamp:-

what is an opamp? Mention some of the applications.
State the reason for its wide spread applications.

Soln: op-amp is a directly coupled multi-stage voltage amplifier with high gain. it has very high input impedance and a very low output impedance.

* An operational amplifier (or an op-amp) is an integrated circuit (IC) that operates as a voltage amplifier.

Opamp Applications:-



Non-linear applications:
Eq: * Comparator (Switching mode).
* Logarithmic amplifier
* Exponential amplifier
* Peak detector
* Zero crossing detector
* Precision rectifier
* Waveform generators
* Clippers & clippers.
* Schmitt trigger (Zero crossing detector with +ve feedback)
* Multivibrators.

Linear Application:
Eq: * Amplifier (Inv & Non-Inv)

- * Adder
- * Subtractor
- * Voltage follower
- * Current to voltage converter
- * Voltage to current converter
- * Integrator
- * Differentiator
- * Active Filter (LPF, HPF, BPF, BSF)
- * Instrumentation Amplifier

Reason for Wide Spread Applications:-

- i. Very high gain
- ii. Very large Bandwidth (BW).
- iii. High input impedance (R_i) \uparrow
- iv. Very low output impedance (R_o) \downarrow .
- v. Low cost and Available in IC.
- vi. Characteristics of op-amp are independent of temperature.

Voltage Levels and Saturation property of Op-Amp

Question: What is saturating property of an op-amp? Mention the typical value of saturating output voltage for an IC 741 op-amp operating at $\pm 12V$ DC supply.

Soln:-
* Saturation property of an op-amp in which the output voltage swinging between saturation voltages i.e. $\pm V_{sat}$.

* Thus if output tries to rise more than $+V_{CC}$ (or) less than $-V_{EE}$ then it gets clipped and gets saturated at the levels almost equal to $+V_{CC}$ and $-V_{EE}$.

$$\text{i.e. } V_{out(max)} \leq \pm V_{sat} \begin{cases} \rightarrow +V_{sat} \leq +V_{CC} \\ \rightarrow -V_{sat} \leq -V_{EE} \end{cases}$$


* Practically the saturation voltage levels are about 90% of the supply voltage levels.

$$V_{out(\text{Practical})} = 0.9 (V_{\text{supply}} \text{ voltage.})$$

Thus for an op-amp of supply $\pm 12V$, then the ^{the} saturation voltage levels are 90% of $\pm 12V$ i.e. $\pm 10.8 \text{ volts}$.

Ex If V_{supply} is $\pm 15V$, then the saturation voltage levels are $0.9(\pm 15V) = \pm 13.5 \text{ volts}$.


* Ideally it is considered that the output voltage of the op-amp saturates at $+V_{CC}$ and $-V_{EE}$ levels.



* output of an op-amp saturates if tries to increase more than its supply voltages.

For Example:-

Consider an op-amp having gain $A_{OL} = 10^5$ and supply voltages $\pm 12V$.



$$V_d = V_1 - V_2$$

$$V_{out} = A_{OL} \cdot V_d$$

$$V_d = \frac{V_{out}}{A_{OL}}$$

$V_{out} = \pm V_{sat} = \pm 12V$ in ideal condition.

$$\therefore V_d = \frac{\pm V_{sat}}{A_{OL}} = \frac{\pm 12}{10^5} = \pm 12 \times 10^{-5} = \pm 120 \times 10^{-6} \text{ volts}$$

$$V_d = \pm 120 \mu \text{ volts}$$

\therefore The differential input to the op-amp must be less than $\pm 120 \mu \text{ volts}$ to avoid clipping of the output waveform.

let assume $V_d = 1 \text{ mV}$ (Sine wave) $> (120 \mu \text{ volts})$

$$V_{out} = V_d \cdot A_{OL} \\ = 1 \times 10^{-3} \times 10^5$$

$V_{out} = 100 \text{ volts}$ (Expected) ~~not possible practically~~ bcz it exceeds $\pm V_{sat}$

$$V_{out} = \pm 12 \text{ volts} = \pm V_{sat}$$


the op voltage above $+12V$ & below $-12V$ will be clipped off due to saturation property of opamp.

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in



op voltage above 12V and below -12V is clipped off due to saturable property.

Transfer characteristics of Opamp [V_{out} v/s V_d]

The graph of output voltage V_{out} plotted against the differential input voltage (V_d) assuming gain constant is called voltage transfer curve (or) characteristics of OP-AMP.

e. Ideal voltage transfer curve.




Fig. a. Ideal voltage transfer curve.

Thus for Zero input ($V_d = 0$), the output of op-amp is always at Saturation Level $\pm V_{sat}$; due to infinite gain. Thus voltage transfer Curve for ideal op-amp is a vertical line as shown in fig a.

* Thus ideally range of input for Linear operation of the op-amp is zero.

ii. Practical voltage Transfer curve:-

Practically A_{OL} is finite for the opamp. for opamp 741 IC

it is 2×10^5 .

$$V_{out} = A_{OL} \cdot V_d \Rightarrow V_{out} = \pm V_{sat} = \pm 15V$$

$$V_d = \frac{V_{out}}{A_{OL}} = \frac{\pm V_{sat}}{A_{OL}} = \frac{\pm 15V}{2 \times 10^5} = \pm 75 \mu V$$





fig. b. practical voltage transfer curve

* Hence practically till V_d is between $-75\mu V$ and $+75\mu V$, the output will vary linearly with input. But once V_d exceeds $\pm 75\mu V$, the output is saturated.

* Thus the practical voltage transfer curve is as shown in fig. b.


i. if V_d is greater than corresponding to b, the output attains $+V_{sat}$.

ii. if V_d is less than corresponding to a, the output attains $-V_{sat}$.

iii. Thus range a-b is input range for which the output varies linearly with input. But as A_{OL} is very high practically this range is very small [$V_{diff} = A_{OL} V_d$].

Ques
Question

Why op-amp cannot be used in open loop configuration for linear applications?



Soln:

Reasons

i. In open loop configuration, the gain of the opamp is uncontrolled and is very high. To control this, feedback path with a resistance is essential for amplification.

ii. The open loop voltage gain of an opamp is $\approx 10^6$, a huge number. So, to see that the opamp operates in its linear region without going to its saturation region

ii. (Continued)

, the input voltage should be less than $\frac{V_{CC}}{10^6}$ which is very small number. for example if $V_{CC} = 12$ volts then input voltage should be $< \frac{12}{10^6} = 12 \mu$ volts.

This small voltage can't be handled by us. Most of the normal CROs can't reliably show on their screen voltages less than 2mV.

For these reasons, op-amp is almost always used in closed loop configuration if it is needed in an amplifier mode.

Definition of op-amp and why the name OPERATIONAL Amplifier:

Defn: op-amp is a directly coupled multi-stage voltage amplifier with high gain. it has very high input impedance and very low output impedance.

Why?

op-amps are used for performing various mathematical operations such as addition, subtraction, multiplication, integration and differentiation etc... thus it is called operational amplifier.

Pin diagram:-





Fig:- pin diagram of IC 741.

Symbol



- ✓ V_1 (or) V^+ is the voltage at noninverting i/p.
- ✓ V_2 (or) V^- is the voltage at inverting i/p.
- ✓ V_{out} - output voltage.

* The output voltage V_{out} is proportional to the difference b/w the input voltage.

i.e. $V_{out} = A_{OL} (V^+ - V^-) = A_{OL} (V_1 - V_2)$

A_{OL} - open Loop gain of op amp.

*o Equivalent Circuit of practical op amp:-

* The circuit which represents op-amp parameters in terms of physical components for the analysis purpose is called Equivalent Circuit of an op-amp.


* The Equivalent Circuit of an op-amp is shown in fig.a.

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in



- * The circuit shows the op-amp parameters like input resistance (R_{in}), output resistance (R_{out}), the open loop voltage gain A_{OL} .
- * The op-amp amplifies the difference between two input voltages.

$$V_{out} = A_{OL} \cdot V_d = A_{OL} (V^+ - V^-) = A_{OL} (V_1 - V_2)$$

where A_{OL} - open loop voltage gain.

V_d - difference voltage ($V_1 - V_2$)

V_1 - voltage at non-inverting terminal w.r.t ground.

V_2 - voltage at inverting terminal w.r.t ground.

R_i - input resistance of opamp.

R_o - output resistance of opamp.


- * The output voltage is directly proportional to the difference voltage V_d .

- * it is to be noted that the opamp amplifies difference voltage not the individual input voltages. Thus the output polarity gets decided by the polarity of the difference voltage V_d .

* The Voltage Source $A_{OL}V_d$ is the Thevenin's equivalent voltage source while R_o is the Thevenin's equivalent resistance.

* The equivalent ckt plays an important role in analysing various applications as well as in studying the effects of feedback on the performance of op-amp.

Input Modes of op amp:



i. Inverting Mode:




fig. a. Op-amp open loop inverting amplifier

* Inverting mode input is applied to the inverting terminal and non-inverting terminal is grounded.

* The amplified voltage is 180° out of phase w.r.t applied i/p voltage.
i.e. $V_{out} = -A_{OL}V_2$

-ve sign indicates that output is 180° out of phase.

ii. Non-inverting mode:

* In non-inverting mode, i/p is applied to the non-inverting terminal and inverting terminal is grounded.




fig. b. opamp open loop Non Inverting amplifier

* The amplified output voltage is in-phase w.r.t applied input voltage. i.e. $V_{out} = A_{OL}V_1$



Part B: Applications of Op-amp

Non-Inverting Amplifier

Q. Explain the operation of an op-amp as a non inverting amplifier with neat diagram and waveforms. (06 Marks) Dec 2018-Jan 2019./ MQP-2

* An Amplifier which amplifies the input without producing any phase shift between input and output is called non-inverting amplifier.

* The Basic Circuit Diagram of a non-inverting amplifier using op-amp is shown in the figa.



figa. Non-Inverting Amplifier
 R_1 - input resistance.
 R_f - feedback resistance

figb: Waveform of Non-inverting amplifier.

* The input is applied to the non-inverting input terminal of the op-amp.

* The node B is at potential V_{in} , hence the potential of point A is same as B which is V_{in} , from the concept of virtual ground.

i.e. $V_A = V_B = V_{in}$

KCL at Node A

$$I_1 = I_f$$

$$\frac{0 - V_A}{R_1} = \frac{V_A - V_{out}}{R_f}$$

w.k.t $V_A = V_{in}$

$$\frac{0 - V_{in}}{R_1} = \frac{V_{in} - V_{out}}{R_f}$$

$$-\frac{V_{in}}{R_1} = \frac{V_{in}}{R_f} - \frac{V_{out}}{R_f}$$

$$\frac{V_{out}}{R_f} = \frac{V_{in}}{R_f} + \frac{V_{in}}{R_1}$$

$$\frac{V_{out}}{R_f} = V_{in} \left(\frac{1}{R_f} + \frac{1}{R_1} \right)$$

$$\frac{V_{out}}{R_f} = \left(\frac{R_1 + R_f}{R_f R_1} \right) \cdot V_{in}$$

$$\frac{V_{out}}{V_{in}} = \left(\frac{R_1 + R_f}{R_1} \right) \Rightarrow \boxed{\frac{V_{out}}{V_{in}} = 1 + \frac{R_f}{R_1}} = A_{v_f}$$

$$\boxed{V_{out} = \left(1 + \frac{R_f}{R_1} \right) V_{in}}$$

Voltage gain of Non inverting Amplifier

$$\boxed{A_{v_f} = \left(1 + \frac{R_f}{R_1} \right) = \frac{V_{out}}{V_{in}}}$$

Note: Non-Inv. amplifier.

i. gain $A_v = 1 + \frac{R_f}{R_1}$

ii. 0° phase shift b/w input and output.

Question.

Draw the non-inverting voltage amplifier circuit using an op-amp and show that the closed loop voltage gain is given by $A_{vf} = \frac{A_v}{(1 + A_v \beta)}$.

A_v - open loop voltage gain of opamp.

β - feedback factor.

Soln:




fig. Non-Inverting amplifier.


w.k.t Gain of the Non-inverting amplifier is

$$A_{vf} = \frac{V_{out}}{V_{in}} = \left(1 + \frac{R_f}{R_1}\right) \quad \text{--- (1)}$$

Eqn (1) was derived assuming that open loop gain $A_v = \infty$. for finite value of A_v , the differential voltage amplified by the op-amp is,

$$V_d = V^+ - V^-$$

$$V_d = V_{in} - \frac{V_{out} \cdot R_1}{(R_1 + R_f)}$$



where $\beta = \frac{R_1}{R_1 + R_f}$ feedback factor.

$$\therefore \boxed{V_d = V_i - \beta V_{out}} \leftarrow (2)$$

$$\text{N.K.I.T } V_{out} = A_v \cdot V_d \leftarrow (3)$$

eqⁿ (2) in eqⁿ (3)

$$V_{out} = A_v (V_i - \beta V_{out})$$

$$V_{out} = A_v V_i - \beta A_v V_{out}$$

$$V_{out} + \beta A_v V_{out} = A_v \cdot V_i$$

$$V_{out} (1 + \beta A_v) = A_v$$

$$\boxed{A_{vf} = \frac{V_{out}}{V_{in}} = \frac{A_v}{(1 + \beta A_v)}}$$

gain with feedback

open loop gain

Note: - thus by going -ve feedback, gain with feedback will be reduced by a factor of $(1 + \beta A_v)$

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"


Dr. Dankan Gowda V M.Tech, Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

A non inverting amplifier circuit has an input resistance of $10\text{K}\Omega$ and feedback resistance $60\text{K}\Omega$ with load resistance of $47\text{K}\Omega$. Draw the circuit. Calculate the output voltage, voltage gain, load current when the input voltage is 1.5Volts . (08 Marks) MQP-3

Soln.:-



Given it is an Non-inverting amplifier. The gain is

$$A_{vf} = \left(1 + \frac{R_f}{R_1}\right)$$

$$= \left(1 + \frac{60\text{k}}{10\text{k}}\right) = 1 + \frac{60}{10} = (1+6) = 7$$

i. Voltage gain with feedback $A_{vf} = \frac{V_{out}}{V_{in}} = 7$

ii. The output voltage $V_{out} = A_{vf} \cdot V_{in}$

$$\Rightarrow V_{out} = (7)(1.5) = 10.5\text{ volt}$$

$$V_{out} = 10.5\text{ volt}$$

iii. Load Current $I_L = \frac{V_{out}}{R_L} = \frac{10.5}{47\text{k}} = 0.2234\text{mA}$


Dept. of E&CE, B.M.S.I.T Bangalore

$$I_L = 0.2234\text{mA}$$

Page

Question

Find V_{out} for the circuit shown in the fig.




Soln:-

Given it is an Non-inverting amplifier

$$V_{out} = \left(1 + \frac{R_f}{R_1}\right) \cdot (\text{voltage at noninverting terminal})$$

ie $V_{out} = \left(1 + \frac{R_f}{R_1}\right) \cdot V_B$



using VDR

$$V_B = \frac{V_{in}}{(1k + 1k)} (1k) = \frac{V_{in}}{2} = 5 \text{ volts}$$

$$V_B = 5 \text{ volts}$$

$$V_{out} = \left(1 + \frac{50k}{10k}\right) (5)$$

$$V_{out} = (1 + 5)(5) = 6 \times 5$$

$$V_{out} = 30 \text{ volt}$$

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T


Email: dankan.v@bmsit.in

Inverting Amplifier!


Explain the operation of an Op-AMP as inverting amplifier with neat diagram and waveforms. (06 Marks) Dec 2019-Jan 2020./MQP-1/MQP-3

Soln:- * An amplifier which provides a phase shift of 180° between input and output is called inverting amplifier.

* The basic circuit diagram of an inverting amplifier using op-amp is shown in figa.



figa:- inverting amplifier



figb:- i/p and o/p waveforms of inverting opamp.

* The potential at node B is zero, due to virtual ground. Concept the potential at node A is also zero.

$$\therefore \boxed{V_A = V_B = 0 \text{ volts}}$$

* The opamp input current is always zero hence entire current I passes through the resistance R_f .

KCL at node A.

$$I_i = I_f$$

ie incoming current equal to outgoing current.

$$\frac{V_{in} - V_A}{R_i} = \frac{V_A - V_{out}}{R_f}$$

the voltage @ node A ie $V_A = 0$.

$$\frac{V_{in} - 0}{R_i} = \frac{0 - V_{out}}{R_f}$$

$$\Rightarrow \frac{V_{in}}{R_i} = -\frac{V_{out}}{R_f}$$

Gain with feedback

$$A_{vf} = \frac{V_{out}}{V_{in}} = -\frac{R_f}{R_i}$$

$$V_{out} = \left(-\frac{R_f}{R_i}\right) V_{in}$$

where (R_f/R_i) is closed loop gain of opamp and -ve sign indicates that output signal is 180° phase shift of input signal.

SUMMING (or) ADDER Amplifier:-

Question: Derive an Expression for the output ^{voltage} of an inverting Summer. (06 Marks) map-3.

Soln:- When more than one input signal is applied to the inv (or) Non-inv amplifier, the output contains addition of the applied input signals. Hence it is called Summer (or) adder amplifier circuit.




fig:- Inverting Summing amplifier

from the concept of Virtual ground $V_A = V_B = 0$ volt.

KCL at node A.

$$I_1 + I_2 = I_f \quad (\text{i.e. Incoming currents is equal to Outgoing currents})$$

$$\frac{V_1 - V_A}{R_1} + \frac{V_2 - V_A}{R_2} = \frac{V_A - V_{out}}{R_f} \quad \leftarrow \textcircled{1}$$

the potential at node A, i.e. $V_A = 0$ volt.

$$\frac{V_1}{R_1} + \frac{V_2}{R_2} = -\frac{V_{out}}{R_f}$$

$$\Rightarrow V_{out} = -\frac{R_f}{R_1} V_1 - \frac{R_f}{R_2} V_2$$

$$V_{out} = -R_f \left[\frac{V_1}{R_1} + \frac{V_2}{R_2} \right]$$

if $R_1 = R_2 = R \Omega$, then

$$V_{out} = -R_f \left[\frac{V_1}{R} + \frac{V_2}{R} \right] = -\frac{R_f}{R} (V_1 + V_2)$$

then $V_{out} = -\frac{R}{R} [V_1 + V_2]$ if $R_f = R \Omega$

$$V_{out} = -(V_1 + V_2)$$

Due to the negative sign of the sum at the output it is called inverting summing amplifier. it shows that

note: there is phase inversion.

Average ckt: In the above ckt if $R_1 = R_2 = R \Omega$ and $R_f = R/2$ then output $V_{out} = -\left(\frac{V_1 + V_2}{2}\right)$ i.e. average of the inputs.

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

Draw the three input inverting summer circuit and derive an expression for its output voltage. (8 Marks) MQP-1

Soln: * In this circuit, all the input signals to be added are applied to the inverting input terminal of the op-amp.

* The circuit with three inputs is shown in the fig. a.




fig. a: three input inverting summer.

* From the concept of Virtual ground $V_A = V_B = 0$ volt,

KCL at node A

$$\text{ie } I_1 + I_2 + I_3 = I_f \quad (\text{incoming current is equal to outgoing current})$$

$$\frac{V_1 - V_A}{R_1} + \frac{V_2 - V_A}{R_2} + \frac{V_3 - V_A}{R_3} = \frac{V_A - V_{out}}{R_f} \quad \leftarrow (1)$$

the potential at node A i.e. $V_A = 0$ volt

$$\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} = 0 - \frac{V_{out}}{R_f}$$

$$\Rightarrow V_{out} = -R_f \left[\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} \right]$$

if $R_1 = R_2 = R_3 = R \Omega$

then $V_{out} = -\frac{R_f}{R} (V_1 + V_2 + V_3)$ volt's

Thus the circuit amplifies the sum of the inputs in an inverting mode.

if $R_f = R \Omega$, then

$$V_{out} = -(V_1 + V_2 + V_3) \text{ volt's}$$

Due to the negative sign, there exists phase difference of 180° between input and output hence circuit is

Amplifier called inverting Summing Amplifier.

Note:- if $R_1 = R_2 = R_3 = R \Omega$ and $R_f = R/3$ then

Dept. of E&CE, B.M.S.I.T Bangalore op $V_{out} = -\left(\frac{V_1 + V_2 + V_3}{3}\right)$ Page

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

Design an Op-Amp circuit to obtain output expression as $V_o = -[V_1 + 3V_2 + 5V_3]$. (06 Marks) June-July 2019.

Soln:- W.k.t the output of three input inverting summer is

$$V_{out} = -\left(\frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 + \frac{R_f}{R_3} V_3\right) \leftarrow \textcircled{1}$$

$$\text{given } V_{out} = -[V_1 + 3V_2 + 5V_3] \leftarrow \textcircled{2}$$

By comparing eqⁿ ① & eqⁿ ②

$$\frac{R_f}{R_1} = 1, \quad \frac{R_f}{R_2} = 3, \quad \frac{R_f}{R_3} = 5$$

$$\boxed{R_f = R_1}$$

$$R_2 = \frac{R_f}{3}$$

$$R_3 = \frac{R_f}{5}$$

choose $R_f = 15k\Omega$,

$$= \frac{15k}{3}$$


$$R_f = 15k\Omega$$

$$\Rightarrow \boxed{R_1 = 15k\Omega}$$

$$\boxed{R_2 = 5k\Omega}$$

$$\therefore R_3 = \frac{15k}{5}$$

$$\boxed{R_3 = 3k\Omega}$$



Dept. of E&CE, B.M.S.I.T Bangalore


fig. The designed ckt for $V_{out} = -[V_1 + 3V_2 + 5V_3]$

Page

Non-Inverting Summing Amplifier :-

* A summer circuit that gives amplification of non-inverted sum of the input signals is called "non-inverting summing amplifier".

* The circuit with two input voltages is shown in the figa.



figa:- Non-inverting Summing Amplifier :

* from virtual ground concept.

$$V_A = V_B$$

$$V_A \text{ using VDR} \Rightarrow V_A = \frac{V_{out}}{(R + R_f)} \cdot R \leftarrow \textcircled{a}$$

voltage V_B using superposition principle.

$$V_{B_1} = \frac{V_1}{(R_1 + R_2)} \cdot R_2 \quad ; \text{ when } V_1 \text{ acting alone by setting } [V_2 = 0 \text{ volt}]$$

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

$$V_{B_2} = \frac{V_2}{(R_1 + R_2)} \cdot R_1 \quad \left(\begin{array}{l} \text{When } V_2 \text{ acting alone} \\ \text{by setting } V_1 = 0 \text{ volt.} \end{array} \right)$$

$$V_B = V_{B_1} + V_{B_2} \quad \left(\begin{array}{l} \text{When } V_1 \text{ \& } V_2 \text{ acting} \\ \text{Simultaneously} \end{array} \right)$$

$$V_B = \frac{V_1}{(R_1 + R_2)} \cdot R_2 + \frac{V_2}{(R_1 + R_2)} \cdot R_1 \quad \leftarrow \textcircled{b}$$

Equating eqⁿ (a) + eqⁿ (b)
i.e. $V_A = V_B$.

$$\frac{V_{out}}{(R + R_f)} \cdot R = \frac{V_1}{(R_1 + R_2)} \cdot R_2 + \frac{V_2}{(R_1 + R_2)} \cdot R_1$$

$$V_{out} = \frac{R_2 (R + R_f)}{R (R_1 + R_2)} V_1 + \frac{R_1 (R + R_f)}{R (R_1 + R_2)} V_2 \quad \text{with.}$$

* if the two resistances R_1 and R_2 are selected equal i.e. $R_1 = R_2 = R$, then

$$V_{out} = \frac{(R+R)}{2R} [v_1 + v_2] \quad \leftarrow \textcircled{a}$$

* Thus circuit amplifies the addition of the two inputs.

if $R_1 = R_2 = R_f = R$ \checkmark

then $V_{out} = (v_1 + v_2)$

As there is no phase difference between input and output - it is called non-inverting Summer amplifier.

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

Design an adder circuit using Op-Amp to obtain output Voltage as $V_o = -(2V_1 + 3V_2 + 5V_3)$ assume $R_f = 10k\Omega$ (06 Marks) Dec 2019-Jan 2020./MQP-1/MQP-2.

Soln: The output of inverting adder is

$$V_{out} = - \left[\frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 + \frac{R_f}{R_3} V_3 \right] \leftarrow (1)$$

given $V_{out} = - [2V_1 + 3V_2 + 5V_3] \leftarrow (2)$

Comparing eqⁿ (1) and eqⁿ (2)

$$\frac{R_f}{R_1} = 2, \quad \frac{R_f}{R_2} = 3, \quad \frac{R_f}{R_3} = 5$$

given $R_f = 10k\Omega$ (choose)

$$R_1 = \frac{R_f}{2} = \frac{10k}{2}$$


$$R_1 = 5k\Omega$$

$$R_2 = \frac{R_f}{3} = \frac{10k}{3}$$

$$R_2 = 3.33k\Omega$$

$$R_3 = \frac{R_f}{5} = \frac{10k}{5}$$

$$R_3 = 2k\Omega$$



Dept. of E&CE, B.M.S.I.T Bangalore

Fig.:- inverting Summing amplifier
for $V_{out} = -(2V_1 + 3V_2 + 5V_3)$


"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D
 Dept. of E&CE B.M.S.I.T
 Email: dankan.v@bmsit.in

Difference Amplifier (or) Subtractor

Explain op-amp as a subtractor with neat circuit diagram. (08 Marks) Dec 2018-Jan 2019.

* The circuit diagram of opamp Subtractor is shown in the figure.



* To find the relation between the inputs and outputs use superposition principle. [i.e. considering one source (i/p) acting at a time]

Case 1
 i.e. Let V_{01} be the output, with the input V_1 acting alone (i.e. $V_2 = 0$).

if $V_2 = 0V$ then potential at node B is equal to zero. $V_B = \left(\frac{V_2}{R_1 + R_f}\right) \cdot R_f$ By VDR

$V_2 = 0V$ then $V_B = 0$ volt

from virtual ground concept $V_A = V_B$
 $\therefore V_A = 0$ volt (since $V_B = 0$ volt)

KCL at node A. $I_1 = I_f$ (ie incoming current equals to outgoing current)

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D.

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

$$\frac{V_1 - V_A}{R_1} = \frac{V_A - V_{O1}}{R_f}$$

$$V_A = 0 \text{ volt's}$$

$$\frac{V_1}{R_1} = -\frac{V_{O1}}{R_f} \Rightarrow \boxed{V_{O1} = -\frac{R_f}{R_1} V_1} \leftarrow \textcircled{a}$$

Case ii: V_1 acting alone [$i.e. V_2 = 0V$] the corresponding o/p

By using VDR $\Rightarrow \boxed{V_B = \frac{V_2 \cdot R_f}{(R_1 + R_f)}}$ volt's

By virtual ground concept $\boxed{V_A = V_B}$

Kcl at node A $i.e. I_1 = I_f$

$$\frac{0 - V_A}{R_1} = \frac{V_A - V_{O2}}{R_f}$$

$$V_{O2} = \left(1 + \frac{R_f}{R_1}\right) \cdot V_A$$

$$V_A = V_B = \frac{V_2 \cdot R_f}{(R_1 + R_f)}$$

$$\therefore V_{O2} = \left(1 + \frac{R_f}{R_1}\right) \left(\frac{R_f}{R_1 + R_f}\right) V_2$$

$$V_{O2} = \frac{(R_1 + R_f)}{R_1} \cdot \frac{(R_f)}{(R_1 + R_f)} \cdot V_2$$

$$\boxed{V_{O2} = \frac{R_f}{R_1} V_2} \leftarrow \textcircled{b}$$

the total output voltage (V_{out}) by considering both inputs acting at a time.

$$\text{i.e. } V_{out} = V_{o1} + V_{o2}$$

$$V_{out} = -\frac{R_f}{R_1} v_1 + \frac{R_f}{R_1} v_2$$

$$V_{out} = \frac{R_f}{R_1} (v_2 - v_1)$$

$$\text{if } R_f = R_1 = R \Omega$$

then $V_{out} = (v_2 - v_1)$ \leftarrow op of Subtractor.

Thus v_f voltage is proportional to the difference b/w the two input voltages.

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T


Email: dankan.v@bmsit.in

Explain how Op-amp can be used as i) Integrator and ii) Voltage follower. (08 Marks) June-July 2019, / (08 Marks) Dec 2019-Jan 2020. / MQP-2/MQP-3

ii. Voltage follower:-

* A circuit in which the output voltage follows the input voltage is called voltage follower circuit.

* The voltage follower circuit using op-amp is shown in fig.



* The potential at node B is $V_{in} = V_B$.

* concept of virtual ground $V_A = V_B = V_{in}$

* node A is directly connected to the output node

hence $V_{out} = V_A = V_{in} \Rightarrow \frac{V_{out}}{V_{in}} = 1$

$$A_{vf} = \frac{V_{out}}{V_{in}} = 1$$

* the gain of the voltage follower ckt is one. hence it is also called unity gain ckt.

* Voltage follower circuit is also called as Source follower, Unity gain Amplifier, Buffer amplifier, (or) Isolation amplifier.

Advantages of voltage follower:-

- i. Very large input impedance of the order $M\Omega$.
- ii. Low output impedance almost Zero.
Hence it can be used to connect high impedance Source to ~~sub~~ a low impedance Load, as a buffer. This eliminates the loading effect.
- iii. It has large Bandwidth.
- iv. The output follows the input exactly without a phase shift.


"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D


Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

For an op-amp circuit shown in fig. Find the output V_{o1} and V_{o2} . Also write the function of each op-amp used. (06 Marks) Dec 2018-Jan 2019 /MQP-1



Soln:-



Since opamp-1^{ct} is a voltage follower ckt.

$$\therefore V_{o1} = V_{in} = 1.5 \text{ volts}$$

Opamp-2 ckt is an inverting amplifier \therefore

$$V_{o2} = -\frac{R_f}{R_i} \cdot V_i = -\frac{100k}{20k} (1.5)$$

$$= -5(1.5)$$

$$V_{o2} = -7.5 \text{ volts}$$

function:-
 opamp1 ckt:- voltage follower
 opamp2 ckt:- inverting amplifier.

OPAMP INTEGRATOR

- * In an Integrator Circuit, the output voltage is the integration of the input voltage.
- * the op-amp integrator circuit is shown in fig.




fig.1: op-amp integrator

- * node B is grounded, from virtual ground concept
 $V_B = V_A = 0$ volts.

* KCL at node A


$$I_1 = I_f \quad (\text{ie incoming current is equal to outgoing current})$$

$$\frac{V_{in} - V_A}{R_1} =$$

$$\Rightarrow V_A = 0 \text{ volts}$$

$$C_f \frac{d[V_A - V_{out}]}{dt}$$

Note: v-i relationship in capacitor.



$$V_c = \frac{1}{C} \int I_c dt$$

$$\Rightarrow I_c = C \frac{dV_c}{dt}$$

$$\frac{V_{in}}{R_1} = C_f \frac{d}{dt} (-V_{out})$$

$$\frac{V_{in}}{R_1} = -C_f \frac{dV_{out}}{dt}$$

$$\frac{dV_{out}}{dt} = -\frac{1}{R_1 C_f} \cdot V_{in}$$

integrating on both sides w.r.t 't'

$$V_{out} = -\frac{1}{R_1 C_f} \int_0^t V_{in} dt \quad \text{volts} \quad \leftarrow \textcircled{a}$$

the above eqn is valid by assuming initial voltage of capacitor is zero. i.e. $V_c(0^-) = 0$ volts

* from eqn (a) the output is $-\frac{1}{R_1 C_f}$ times the integral of the input and $R_1 C_f$ is called time constant of the integrator.

input signal V_i	output signal $V_{out} = \int V_i dt$
Sin	cos
step	ramp
Square	triangular

Applications of integrator ckt :-

- * In analog computers.
- * In solving differential equations.
- * In ramp wave generators.
- * In Analog to digital conversion.
- * In various waveshaping ckt's.

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T


Email: dankan.v@bmsit.in

Op-Amp Differentiator

Explain how op-amp can be used as differentiator. (06 Marks) June-July 2019./MQP-1

soln:- * The circuit which produces the differentiation of the input voltage at its output is called differentiator.

* The op-amp differentiator circuit is shown in figa.



figa:- Op-amp Differentiator.

* the node B is grounded $\therefore V_B = 0$.

from virtual ground concept $V_A = V_B = 0$ volt.

* KCL at node A.

$$I_i = I_f \quad [\text{ie incoming current is equal to outgoing current}]$$

$$C_1 \frac{d}{dt} [V_{in} - V_A] = \frac{V_A - V_{out}}{R_f}$$

using $V_A = 0$ volts.

$$V_c = \frac{1}{C} \int i dt$$
$$i_c = C \frac{dV_c}{dt}$$

$$C_1 \frac{dv_{in}}{dt} = -\frac{V_{out}}{R_f}$$

$$\Rightarrow \boxed{V_{out} = -C_1 R_f \frac{dv_{in}}{dt}} \text{ volt's}$$

* The equation shows that the output is $C_1 R_f$ times the differentiation of the input and product $C_1 R_f$ is called time constant of the differentiator.

* The negative sign indicates that there is a phase shift of 180° b/w input and output.

*

i/p Signal v_i	o/p signal $V_{out} = -d_i(v_{in})/dt$
Sine	- Cosine
Step	impulse
Square	impulse train.

* Applications of differentiator :-

→ In the wave shaping circuit to detect the high frequency components in the ^{input} signal. (HPF)

→ As a rate-of-change detector in the FM demodulators.

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in


The input to the basic differentiator circuit is a sinusoidal voltage of peak value of 10mV and frequency 1.5 KHz. Find the output if, $R_f = 100K\Omega$ and $C_1 = 1\mu F$. (6 Marks) MQP-3

Soln:

$$V_p = 10mV, \quad \omega = 2\pi f \text{ rad/sec}$$

$$f = 1.5 \text{ kHz}$$

$$V_{in} = V_p \sin \omega t$$



the output of differentiator circuit is

$$V_{out} = -C_1 R_f \frac{d(V_{in})}{dt}$$

given $V_{in} = V_p \sin(\omega t)$

$$V_{out} = -C_1 R_f \frac{d}{dt} [V_p \sin \omega t]$$

$$= -C_1 R_f V_p \times \cos \omega t \times \omega$$

$$V_{out} = -C_1 R_f V_p \omega \cos \omega t \quad \text{v/s}$$

$$V_{out} = -C_1 V_p R_f \omega \cos \omega t$$

$$= -C_1 V_p R_f \times 2\pi f \times \cos [2\pi f t]$$

$$= 10 \times 10^{-3} \times -1 \times 10^6 \times 100 \times 10^3 \times 2\pi \times 1.5 \times 10^3 \cos [2\pi \times 1.5 \times 10^3 t]$$

$$V_{out} = -9.42477 \cos [3\pi \times 10^3 t]$$

$$V_{out} = -9.4247 \cos [9424.77 t] \text{ volts.}$$


"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D


Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

Find the output of the Op-amp circuit shown in Fig. below. (08 Marks) June-July 2019



soln/r



potential at node B is $V_B = 0$ volt.

from virtual ground concept $V_A = V_B = 0$ volt.

KCL at node A.

$$I_1 + I_2 = I_f \quad (\text{ie incoming currents is equal to outgoing current})$$

$$C \frac{d(v_1 - V_A)}{dt} + C \frac{d(v_2 - V_A)}{dt} = C \frac{d}{dt} (V_A - V_{out})$$

$$V_A = 0 \text{ volt}$$

$$C \frac{dv_1}{dt} + C \frac{dv_2}{dt} = -C \frac{dv_{out}}{dt}$$

$$\cancel{C} \left[\frac{dv_1}{dt} + \frac{dv_2}{dt} \right] = -\cancel{C} \frac{dv_{out}}{dt}$$

$$\cancel{d/dt} (v_1 + v_2) = \cancel{d/dt} (-v_{out})$$

$$\Rightarrow v_1 + v_2 = -v_{out}$$

$$\therefore \boxed{v_{out} = -(v_1 + v_2)}$$

Opamp Comparator:

- A **comparator** is a circuit which compares a signal voltage applied at one input of an op-amp with a known reference voltage at the other input, and produce either a high or a low output voltage, depending on which input is higher.
- It produces output voltage which is either positive saturation voltage ($+V_{sat}$) or negative saturation voltage ($-V_{sat}$).
- As comparator output has two voltage levels, either high or low, it is not linearly proportional to input voltage.
- The op-amp is used in a open loop configuration for a comparator.
- There are two types of comparator circuits which are,
 1. Non-inverting comparator and
 2. Inverting comparator

Basic Non-inverting Comparator

- **Explain the operation of an op-amp as a basic non-inverting comparator.**

- The **basic non-inverting comparator** is shown in the Fig.




Fig. Basic non-inverting comparator

- In this comparator, the input voltage is applied to the non-inverting terminal and no reference voltage is applied to other terminal.
- So inverting terminal is grounded.

- The input voltage is denoted as V_{in} while the voltage applied to other terminal with which V_{in} is compared is denoted as V_{ref} .
- In the basic comparator, $V_{ref} = 0$ V.
- In the non-inverting comparator, if V_{in} is greater than V_{ref} then output is $+V_{sat}$ i.e. almost equal to $+V_{CC}$.
- While if V_{in} is less than V_{ref} then output is $-V_{sat}$ i.e. almost equal to $-V_{EE}$.
- Thus for the Fig. , as $V_{ref} = 0$ V when V_{in} is positive then $V_o = +V_{sat}$ while when V_{in} is negative then $V_o = -V_{sat}$.
- This is because, as open loop gain op-amp (A_{OL}) is very very high even for very small V_{in} the op-amp output saturates.




Fig. Waveforms of a basic non-inverting comparator

- The input and output waveforms for a basic non-inverting comparator, for sinusoidal input are shown in the Fig.
- By applying any voltage other than zero to the inverting input terminal, the tripping of comparator can be changed as per the requirements. In such a case V_{in} is compared with the reference voltage V_{ref} applied to the inverting terminal.
- If $V_{in} > V_{ref}$ then the output is $+V_{sat}$ while if $V_{in} < V_{ref}$ then the output is at $-V_{sat}$.
- For positive V_{ref} the waveforms are shown in the Fig. (a) while for negative V_{ref} the waveforms are shown in the Fig. (b).




Fig. Input and output waveforms

Basic Inverting Comparator

➤ **Explain the operation of an op-amp as a basic inverting comparator.**

- The Fig. shows inverting comparator in which the reference voltage V_{ref} is applied to the non-inverting (+) input and signal voltage (V_{in}) is applied to the inverting (-) input of the op-amp.
- The $V_{ref} = 0$ V as non-inverting terminal is grounded.




Fig. Basic inverting comparator

- When V_{in} is less than V_{ref} , the output voltage V_o is at $+V_{sat}$ ($\cong +V_{CC}$) because the voltage at the inverting input (-) is less than that at the non-inverting (+) input.
- On the other hand, when V_{in} is greater than V_{ref} , V_o goes to $-V_{sat}$ ($\cong -V_{EE}$).

- The V_{ref} can be set other than zero by using a battery and potential divider as per the requirement.
- The Fig. shows the input and output waveforms for inverting comparator with positive and negative values of V_{ref} .




Fig. Input and output waveforms for inverting comparator

List the applications of comparator

- The various applications of comparator are,
 1. Zero crossing detector
 2. Level detector
 3. Window detector
 4. Duty cycle controller
 5. Pulse generator

Miscellaneous Topic:

➤ *Explain the function of differential amplifier.*

VTU : Mar.-2000, Marks 4

- The ideal op-amp is basically an amplifier which amplifies the difference between the two input signals. Hence it is called the **differential amplifier** or **difference amplifier**.
- Consider an ideal differential amplifier shown in the Fig.




Fig. Ideal differential amplifier

- V_1 and V_2 are the two input signals while V_o is the single ended output. Each signal is measured with respect to the ground.
- In an ideal differential amplifier, the output voltage V_o is proportional to the difference between the two input signals. Hence we can write,

$$V_o \propto (V_1 - V_2)$$

Differential Gain A_d

- **Define the differential gain of a basic differential amplifier.**
- **What is difference voltage ? How differential gain is expressed in decibels ?**

$$V_o = A_d (V_1 - V_2)$$

where A_d is the constant of proportionality.

- The A_d is the gain with which differential amplifier amplifies the difference between two input signals. Hence it is called **differential gain**. Thus, $A_d =$ **Differential gain**.
- The difference between the two inputs ($V_1 - V_2$) is generally called **difference voltage** and denoted as V_d .

∴

$$V_o = A_d V_d$$

- Hence the differential gain can be expressed as,

$$A_d = \frac{V_o}{V_d}$$

- Generally the differential gain is expressed in its decibel (dB) value as,

$$A_d = 20 \text{ Log}_{10} (A_d) \text{ in dB}$$

Miscellaneous Problems

Problem on Slew rate:

An op - amp has a slew rate of 0.5 V/ μ sec.

i) *What is the maximum undistorted sine wave which can*

be produced at a frequency of 6.631 kHz ?

ii) *What is the maximum frequency of the sine wave that op-amp can produce at the output without distortion with peak value of 7 volts ?*

Sol. :

i) $f = 6.631 \text{ kHz}, S = 0.5 \text{ V}/\mu\text{sec}$

$$S = \frac{0.5}{10^{-6}} \text{ V/sec} = 0.5 \times 10^6 \text{ V/sec}$$

$$S = 2\pi f V_m$$

i.e. $0.5 \times 10^6 = 2\pi \times 6.631 \times 10^3 \times V_m$

$\therefore V_m = 12 \text{ V}$

ii) $S = 0.5 \times 10^6 \text{ V/sec.}, V_m = 7 \text{ V}$

$$S = 2\pi f_m V_m \text{ i.e. } f_m = \frac{0.5 \times 10^6}{2\pi \times 7}$$

$\therefore f_m = 11.368 \text{ kHz}$

Problem on Opamp Bias Current:

For a particular op-amp, the input offset current is 20 nA while input bias current is 60 nA. Calculate the values of two input bias currents.

Sol. : $I_{ios} = 20 \text{ nA}, I_b = 60 \text{ nA}$

Now $I_{ios} = I_{b1} - I_{b2} = 20$

and $I_b = \frac{I_{b1} + I_{b2}}{2} = 60$

$\therefore I_{b1} + I_{b2} = 120$ i.e. $2I_{b1} = 140$

i.e. $I_{b1} = 70 \text{ nA}$

$I_{b2} = 50 \text{ nA}$

Problem on Opamp Saturation Property:

A sine wave of 0.5 V peak voltage is applied to an inverting amplifier using $R_1 = 10 \text{ k}\Omega$ and $R_f = 50 \text{ k}\Omega$. It uses the supply voltages of $\pm 12 \text{ V}$. Determine the output and sketch the waveform.

If now the amplitude of input sine wave is increased to 5 V, what will be the output? Is it practically possible? Sketch the waveform.

Sol. : Case 1 : For an inverting amplifier.

$$\text{Gain} = \frac{V_o}{V_{in}} = -\frac{R_f}{R_1} = \frac{-50}{10} = -5$$

Now $V_m = 0.5 \text{ V}$ for the input hence

$$\begin{aligned}(V_o)_m &= (V_{in})_m \times \text{Gain} \\ &= 0.5 \times 5 = 2.5 \text{ V peak}\end{aligned}$$


The input and output waveforms are inverted with respect to each other and are shown in the Fig. (a).

Case 2 : Now $V_m = 5 \text{ V}$ for the input hence,

$$(V_o)_m = (V_{in})_m \times \text{Gain} = 5 \times 5 = 25 \text{ V peak}$$

But op-amp output saturates at $\pm 12 \text{ V}$ i.e. at supply voltages used. So portion above $\pm 12 \text{ V}$ and below -12 V will be clipped off from the output. So 25 V peak output is not practically possible. The input and output waveforms are shown in the Fig. (b).

In both cases, there exists a phase shift of 180° between input and output.



Problem on Opamp Inverting Amplifier:

An op-amp is used as an inverting amplifier to amplify an input sine wave of amplitude 100 mV (peak to peak). The input resistance $R_1 = 1 \text{ k}\Omega$ and feedback resistance $R_f = 10 \text{ k}\Omega$. Calculate the voltage gain and sketch the output waveform to scale.

VTU : March-05, Marks 6


Sol. : Given, $R_1 = 1 \text{ k}\Omega$, $R_f = 10 \text{ k}\Omega$, $V_{in} = 100 \times 10^{-3} \text{ V}$

$$\text{Voltage gain } A_f = \frac{V_o}{V_{in}} = \frac{-R_f}{R_1} \text{ i.e. } V_o = \frac{-R_f}{R_1} \times V_{in}$$

$$\therefore V_o = \frac{-10 \times 10^3}{1 \times 10^3} \times 100 \times 10^{-3} = -1 \text{ V}$$

$$\text{Voltage gain } A_f = \frac{-R_f}{R_1} = \frac{-10 \times 10^3}{1 \times 10^3} = -10$$

The waveforms are shown in the Fig.



Problem on Opamp Inverting Amplifier:

An inverting amplifier circuit has input series resistor of $20\text{ k}\Omega$, feedback resistor of $100\text{ k}\Omega$ and a load resistor of $50\text{ k}\Omega$. Draw the circuit and calculate the input current, load current, and the output voltage when the applied input voltage is equal to $+1.5\text{ V}$.

VTU : Aug.-07, Marks 8

Sol. : $R_1 = 20\text{ k}\Omega$, $R_f = 100\text{ k}\Omega$, $R_L = 50\text{ k}\Omega$, $V_{in} = 1.5\text{ V}$

The circuit is shown in the Fig. 3.14.4.

The node A is grounded hence node B is at virtual ground.

$$\therefore V_A = V_B = 0\text{ V}$$

$$\therefore I_1 = \frac{V_{in} - V_B}{R_1}$$




Fig. 3.14.4

$$= \frac{1.5 - 0}{20 \times 10^3} = 75\text{ }\mu\text{A} \quad \dots \text{ Input current}$$

The op-amp input current is zero hence same current I_1 passes through the resistance R_f .

$$\therefore I_1 = \frac{V_B - V_o}{R_f}$$

$$\text{i.e. } 75 \times 10^{-6} = \frac{0 - V_o}{100 \times 10^3}$$

$$\begin{aligned} \therefore V_o &= -75 \times 10^{-6} \times 100 \times 10^3 \\ &= -7.5 \text{ V} \quad \dots \text{ Output voltage} \end{aligned}$$

$$\begin{aligned} \therefore I_L &= \frac{V_o}{R_L} = \frac{-7.5}{50 \times 10^3} \\ &= -0.15 \text{ mA} \quad \dots \text{ Load current} \end{aligned}$$

The negative sign indicates that I_L flows from ground to output terminal i.e. upwards as V_o is negative.

Problem on Opamp Non Inverting Amplifier:

*Find the gain and output voltage for a non-inverting amplifier using op-amp when input voltage is i) + 0.5 V ii) - 3 V. Assume supply voltage employed is ± 12 V, $R_f = 10 \text{ k}\Omega$, $R_1 = 1 \text{ k}\Omega$. **VTU : Jan.-16, Marks 4***

Sol. : The gain is,

$$\text{Gain} = 1 + \frac{R_f}{R_1} = 1 + \frac{10}{1} = 11$$

For $V_{in} = 0.5 \text{ V}$, $V_o = 11 \times 0.5 = 5.5 \text{ V}$

For $V_{in} = -3 \text{ V}$, $V_o = -3 \times 11 = -33 \text{ V}$

But - 33 V is not possible. Output will saturate at - 12 V and remaining portion will be clipped off from the output.

Problem on Opamp Inverting and Non Inverting Amplifier:

Design an inverting and non inverting operational amplifier to have a gain of 15.

VTU : Jan.-18, Marks 5

Sol. : Inverting amplifier : It is shown in the Fig. (a).




Fig. (a)

$$\text{Gain} = \left| -\frac{R_f}{R_1} \right| = 15$$

∴ $R_f = 15 R_1$

Choose $R_1 = 10 \text{ k}\Omega$

∴ $R_f = 150 \text{ k}\Omega$

Noninverting amplifier : It is shown in the Fig. (b).

$$\text{Gain} = 1 + \frac{R_f}{R_1} = 15$$

∴ $\frac{R_f}{R_1} = 14$

Choose $R_1 = 10 \text{ k}\Omega$

∴ $R_f = 140 \text{ k}\Omega$




Fig. (b)

Problem on Opamp Voltage Follower:

The input to the op-amp shown in Fig. at the non inverting terminal is $10 \sin 10t$ Volts. Draw the output waveform indicating time period and maximum value.

VTU : June-12, Marks 4




Fig.

Sol. : The circuit is voltage follower hence $V_o = V_{in}$.

$$\therefore V_o = 10 \sin 10 t$$

Maximum value = 10 V

$$\omega = 10 = \frac{2\pi}{T}$$

$$\therefore T = 0.6283 \text{ sec.}$$

The waveform is shown in the Fig. (a)




Fig. (a)

Problem on Opamp Inverting Summer:

Calculate the output voltage of a three input inverting summing amplifier, given $R_1 = 200 \text{ k}\Omega$, $R_2 = 250 \text{ k}\Omega$, $R_3 = 500 \text{ k}\Omega$, $R_f = 1 \text{ M}\Omega$, $V_1 = -2 \text{ V}$, $V_2 = -1 \text{ V}$ and $V_3 = +3 \text{ V}$. **VTU : July-02, 03, 04, 08, 16, Marks 4**

Sol. : The circuit is shown in the Fig.




Fig.


The output is given by,

$$V_o = - \left[\frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 + \frac{R_f}{R_3} V_3 \right]$$

$$= - \left[\frac{1 \times 10^6}{200 \times 10^3} (-2) + \frac{1 \times 10^6}{250 \times 10^3} (-1) + \frac{1 \times 10^6}{500 \times 10^3} (+3) \right]$$

$$= -[-10 - 4 + 6] = -[-8] = + 8 \text{ V}$$

Calculate the output voltage of the circuit given in Fig. **VTU : Feb.-09, Marks 8**



Sol. : Use Superposition theorem and consider each input acting separately.

Case 1 : V_1 acting, V_2 and V_3 grounded.




Fig. (a)

This is noninverting amplifier with $R_f = 2 \text{ k}\Omega$, $R_1 = 1 \Omega$

$$\therefore V_{o1} = \left[1 + \frac{R_f}{R_1} \right] V_B$$

$$V_B = \frac{V_1 [2 \text{ k}\Omega \parallel 3 \text{ k}\Omega]}{1 \text{ k}\Omega + [2 \text{ k}\Omega \parallel 3 \text{ k}\Omega]}$$

$$= 0.5454 V_1$$

$$\therefore V_{o1} = \left[1 + \frac{2}{1} \right] \times 0.5454 V_1 = 1.6363 V_1$$

Case 2 : V_2 acting, V_1 and V_3 grounded.

$$1 \text{ k}\Omega \parallel 3 \text{ k}\Omega = 750 \Omega$$




Fig. 3.17.5 (b)

$$\therefore V_B = \frac{V_2 \times 750}{[2 \times 10^3 + 750]} = 0.2727 V_2$$

$$\begin{aligned} \therefore V_{o2} &= \left[1 + \frac{R_f}{R_1} \right] V_B \\ &= \left[1 + \frac{2 \times 10^3}{1 \times 10^3} \right] 0.2727 V_2 \\ &= 0.8181 V_2 \end{aligned}$$

Case 3 : V_3 acting, V_1 and V_2 grounded.

$$1 \text{ k}\Omega \parallel 2 \text{ k}\Omega = 666.667 \Omega$$

$$\therefore V_B = \frac{V_3 \times 666.667}{[3 \times 10^3 + 666.667]}$$

$$= 0.1818 V_3$$

$$\therefore V_{o3} = \left[1 + \frac{R_f}{R_1} \right] V_B$$




Fig. (c)

$$= \left[1 + \frac{2 \times 10^3}{1 \times 10^3} \right] \times 0.1818 V_3 = 0.5454 V_3$$

Now the voltage $(V_{o1} + V_{o2} + V_{o3})$ is applied to inverting amplifier as shown in the Fig. (d)




Fig. 3.17.5 (d)

$$\therefore V_o = -\frac{R_f}{R_1} (V_{o1} + V_{o2} + V_{o3})$$

$$\therefore V_o = \frac{-20}{10} [1.6363 V_1 + 0.8181 V_2 + 0.5454 V_3]$$

$$\therefore V_o = -3.2726 V_1 - 1.6362 V_2 - 1.0909 V_3$$

with $V_1 = 1 \text{ V}$, $V_2 = 2 \text{ V}$ and $V_3 = 3 \text{ V}$

$$\begin{aligned} \therefore V_o &= -3.2726 - [1.6362 \times 2] - [1.0909 \times 3] \\ &= -9.8178 \text{ V} \end{aligned}$$

Problem on Opamp Inverting Summer:

Find the output voltage for the circuit below.

VTU : Aug.-09, Marks 6




Fig.

Sol. : The circuit is inverting summing amplifier with,

$$R_1 = 1 \text{ k}\Omega, R_2 = 200 \text{ }\Omega, R_3 = 400 \text{ }\Omega, R_f = 1 \text{ k}\Omega$$

$$V_1 = -10 \text{ V}, V_2 = 5 \text{ V}, V_3 = 20 \text{ V}$$


$$\begin{aligned} \therefore V_o &= - \left[\frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 + \frac{R_f}{R_3} V_3 \right] \\ &= - \left[\frac{1000}{1 \times 10^3} \times (-10) + \frac{1000}{200} \times 5 + \frac{1000}{400} \times 20 \right] \end{aligned}$$

$$= - 65 \text{ V}$$

But op-amp can not produce output greater than the saturation voltages according to its saturation property.

$$\therefore V_o = \pm V_{\text{sat}}$$

Find the output of the following op-amp circuit.
VTU : Jan.-17, Marks 5



Sol. : First op-amp circuit is noninverting amplifier.




Fig.

$$V_{o1} = 0.25 \left(1 + \frac{R_f}{R_1} \right)$$

$$= 0.25 \left(1 + \frac{10}{1} \right) = 2.75 \text{ V}$$

The second op-amp circuit is voltage follower.




Fig.

$$\therefore V_{o2} = V_{o1} = 2.75 \text{ V}$$

The third op-amp circuit is inverting summing amplifier.




Fig.

$$\begin{aligned} \therefore V_{out} &= - \left[\frac{R_f}{R_1} V_{o2} + \frac{R_f}{R_2} V_2 + \frac{R_f}{R_3} V_3 \right] \\ &= \left[\frac{15}{15} \times 2.75 + \frac{15}{10} \times 2 + \frac{15}{5} \times 0.5 \right] \\ &= - 7.25 \text{ V} \end{aligned}$$

Design an adder circuit using op-amp to obtain an output voltage of $V_o = 2[0.1 V_1 + 0.5 V_2 + 2 V_3]$, where V_1 , V_2 and V_3 are input voltages. Draw the circuit diagram.

VTU : July 15, Marks 8

Sol. : Given $V_o = 0.2 V_1 + V_2 + 4 V_3$

Let us design inverting summer with $V_o = - [0.2 V_1 + V_2 + 4 V_3]$ and then use inverting amplifier with unity gain.

$$\begin{aligned} \text{For } V_o &= - [0.2 V_1 + V_2 + 4V_3] \\ &= - \left[\frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 + \frac{R_f}{R_3} V_3 \right] \end{aligned}$$


$$\therefore \frac{R_f}{R_1} = 0.2, \quad \frac{R_f}{R_2} = 1, \quad \frac{R_f}{R_3} = 4,$$

select $R_f = 10 \text{ k}\Omega$

$$\therefore R_1 = 2 \text{ k}\Omega, \quad R_2 = 10 \text{ k}\Omega, \quad R_3 = 40 \text{ k}\Omega$$

Then use inverting amplifier with $R'_f = R'_1 = 10 \text{ k}\Omega$ so its gain is $-R'_f / R'_1 = -1$.

The designed circuit is shown in the Fig.



Problem on Opamp Subtractor:

Design the op-amp circuit which can give the output as

$$V_o = 2 V_1 - 3 V_2 + 4 V_3 - 5 V_4$$

Sol. : The positive and negative terms can be added separately using two adders and then subtractor can be used.

For $2 V_1 + 4 V_3$, let $R_{f1} = 100 \text{ k}\Omega$

$$V_{o1} = - \left(\frac{R_{f1}}{R_1} V_1 + \frac{R_{f1}}{R_3} V_3 \right)$$

$$\therefore \frac{R_{f1}}{R_1} = 2 \text{ hence } R_1 = 50 \text{ k}\Omega$$

$$\text{and } \frac{R_{f1}}{R_3} = 4 \text{ hence } R_3 = 25 \text{ k}\Omega$$

For $3 V_2 + 5 V_4$, let $R_{f2} = 120 \text{ k}\Omega$

$$V_{o2} = - \left(\frac{R_{f2}}{R_2} V_2 + \frac{R_{f2}}{R_4} V_4 \right)$$

$$\therefore \frac{R_{f2}}{R_2} = 3 \text{ hence } R_2 = 40 \text{ k}\Omega$$

$$\text{and } \frac{R_{f2}}{R_4} = 5 \text{ hence } R_4 = 24 \text{ k}\Omega$$


Use the subtractor with all the resistances of same value of $R = 100 \text{ k}\Omega$.

Hence the output of the subtractor is $V_o = V_{o2} - V_{o1}$ where V_{o2} and V_{o1} are the two inputs of the subtractor, derived from the previous adders.

The output voltage is,

$$\begin{aligned} V_o &= V_{o2} - V_{o1} \\ &= -3 V_2 - 5 V_4 - (-2 V_1 - 4 V_3) \\ &= 2 V_1 - 3 V_2 + 4 V_3 - 5 V_4 \end{aligned}$$

This is the required output.



Problem on Opamp Integrator:

A sinusoidal signal with peak value 6 mV and 2 kHz frequency is applied to the input of an ideal op-amp integrator with $R_1 = 100 \text{ k}\Omega$ and $C_f = 1 \mu\text{F}$. Find the output voltage.

VTU : Feb.-06, Marks 6

Sol. : For an ideal integrator

$$V_o = -\frac{1}{R_1 C_f} \int_0^t V_{in} dt$$

Now $R_1 = 100 \text{ k}\Omega$, $C_f = 1 \mu\text{F}$, $V_{in} = V_m \sin \omega t$


where $V_m = 6 \text{ mV}$

and $\omega = 2\pi f = 2\pi \times 2 \times 10^3 = 4\pi \times 10^3 \text{ rad/s}$

$$\begin{aligned} \therefore V_o &= -\frac{1}{100 \times 10^3 \times 1 \times 10^{-6}} \int_0^t 6 \times 10^{-3} \sin(4\pi \times 10^3 t) dt \\ &= -0.06 \left[\frac{-\cos(4\pi \times 10^3 t)}{4\pi \times 10^3} \right]_0^t \\ &= 4.77 \times 10^{-6} [\cos(4000\pi t) - 1] \text{ V} \end{aligned}$$

Write expression for output voltage at points A, B, C, D and E as shown in Fig.

VTU : Jan.-15, Marks 10



Sol. : Op-amp 1 is inverting amplifier hence

$$V_A = \frac{-R_f}{R_1} V_1$$

$$\therefore V_A = \frac{-1 \times 10^3}{1 \times 10^3} V_1 = -V_1$$

Op-amp 2 is an integrator

hence
$$V_B = - \frac{1}{R_f C_f} \int V_2 dt$$

$$\begin{aligned}\therefore V_B &= -\frac{1}{1 \times 10^6 \times 1 \times 10^{-6}} \int V_2 \, dt \\ &= -\int V_2 \, dt\end{aligned}$$

Op-amp 3 is a differentiator

hence $V_C = -R_1 C_f \frac{dV_3}{dt}$

$$\therefore V_C = -1 \times 10^6 \times 1 \times 10^{-6} \frac{dV_3}{dt} = -\frac{dV_3}{dt}$$

Op-amp 4 is inverting summing amplifier hence,

$$V_E = -\left[\frac{R_f}{R_1} V_A + \frac{R_f}{R_2} V_B + \frac{R_f}{R_3} V_C \right]$$

$$\dots R_1 = R_2 = R_3 = 1 \, \text{k}\Omega$$

$$= -\frac{1 \times 10^3}{1 \times 10^3} [V_A + V_B + V_C]$$

$$= -V_1 + \int V_2 \, dt + \frac{dV_3}{dt}$$

The point D is at virtual ground hence $V_D = 0 \, \text{V}$.

Question Bank *Dr.Dankan Gowda V M.Tech.,Ph.D*
Dept. Of E&CE., B.M.S.I.T

MODULE-4

BJT Applications, Feedback Amplifiers and Oscillators

BJT as an amplifier, BJT as a switch, Transistor switch circuit to switch ON/OFF an LED and a lamp in a power circuit using a relay (4.4 and 4.5 of Text 2)

Feedback Amplifiers- Principle, Properties and advantages of Negative Feedback, Types of feedback, voltage series feedback, Gain stability with feedback (7.1-7.3 of Text 1)

Oscillators- Barkhausen's criteria for oscillation, RC phase shift oscillator, Wien Bridge oscillator (7.7-7.9 of Text 1)


IC 555 Timer and Astable Oscillator using IC 555 (17.2 and 17.3 of Text 1)

1. Text 1 : D.P Kothari, L.J Nagarath, "Basic Electronics", 2nd edition, Mc Graw Hill, 2018.
2. Thomas L. Floyd, "Electronic Devices", Pearson Education, 9th edition, 2012.

Topic 1. BJT

1. With neat circuit diagram explain how transistor is used as an voltage amplifier. Derive an equation for A_v . (08 Marks) Dec 2018-Jan 2019./ (08 Marks) Dec 2019-Jan 2020.
2. With neat circuit diagram explain how transistor can be used to switch an LED ON/OFF and give the necessary equation. (8 Marks) Dec 2018-Jan 2019.
3. The transistor in common emitter configuration is shown in Fig. With $R_c=10K\Omega$ and $\beta_{dc}=200$. Determine
 - i. V_{CE} at $V_{in}=0$
 - ii. $I_{B(min)}$ to Saturate the collector current
 - iii. $R_B(max)$ when $V_{in}=5V$.


$V_{CE(sat)}$ can be neglected. (4 Marks) Dec 2018-Jan 2019.



4. What is an amplifier? Explain how transistor can be used as an amplifier. (6 Marks) June-July 2019./ (08 Marks) MQP-2
5. The transistor in common emitter (CE) configuration is shown in Fig. With $R_c=1K\Omega$ and $\beta_{dc}=125$. Determine
- V_{CE} at $V_{in}=0$
 - $I_{B(min)}$ to Saturate the collector current
 - $R_{B(max)}$ when $V_{in}=8$ V.

Dr.Dankan Gowda V M.Tech.,Ph.D

Dept. Of E&CE., B.M.S.I.T

 $V_{CE(sat)}$ can be neglected. (4 Marks) Dec 2019-Jan 2020.

6. Explain the operation of BJT as an amplifier and as a switch. (08 Marks) MQP-1/(10 Marks) MQP-3
7. Briefly explain how a transistor is used as an electronic switch. (06 Marks) MQP-2

Topic 2. Feedback Amplifiers

- Explain the voltage series feedback circuit and derive an equation for voltage gain A_v with feedback. (4 Marks) Dec 2018-Jan 2019./ (6 Marks) June-July 2019./ (04 Marks) Dec 2019-Jan 2020./ (06 Marks) MQP-1
- What is feedback amplifier? what are the properties of negative feedback amplifier? (6 Marks) June-July 2019.
- What is a feedback amplifier? with a necessary diagrams and equation, Briefly explain different types of feedback amplifiers. (06 Marks) MQP-1/(12 Marks) MQP-2.
- An amplifier has a high frequency response described by $A = \frac{A_0}{1 + (\frac{\omega}{\omega_2})^2}$. Where in $A_0=1000$, $\omega_2=104$ rad/sec. Find the feedback factor which will raise the upper corner frequency ω_2 to 105 Hz. What is the corresponding gain of the amplifier? Find also the gain bandwidth product in this case. (04 Marks) MQP-3.
- List the advantages of negative feedback in an amplifier. Explain the voltage series feedback amplifier. Show that the gain bandwidth product for a feedback amplifier is constant. (10 Marks) MQP-3.

*Dr.Dankan Gowda VM.Tech.,Ph.D**Dept. Of E&CE, B.M.S.I.T***Topic 3. Oscillators**

1. Explain RC phase-shift oscillator with circuit diagram and necessary equations. (8 Marks) Dec 2018-Jan 2019/ (08 Marks) Dec 2019-Jan 2020./ (06 Marks) MQP-1/(06 Marks) MQP-3.
2. Design a RC Phase shift oscillator for a frequency of 1KHz. Draw the circuit diagram with designed values. (6 Marks) June-July 2019.
3. With a neat circuit diagram, explain the working of wein Bridge oscillator. (6 Marks) June-July 2019./ (08 Marks) Dec 201-Jan 2020.
4. Define an oscillator ? derive the equation for Wien bridge oscillator. (08 Marks) MQP-2
5. Explain the Barkhausen's criteria for oscillations. (06 Marks) MQP-1
6. The frequency sensitivity arms of the wein bridge oscillator uses $C_1=C_2=0.01\mu\text{F}$ and $R_1=10\text{K}\Omega$ while R_2 is kept variable. The frequency is to be varied from 10K Hz to 50K Hz by varying R_2 . Find the minimum and maximum values of R_2 . (04 Marks) MQP-3.

Topic 4. 555 Timer

1. Explain the operation of IC-555 as an Astable oscillator (astable operation) with neat circuit diagram and necessary equation. (08 Marks) Dec 2018-Jan 2019./ (08 Marks) Dec 2019-Jan 2020./ (08 Marks) MQP-1/ (06 Marks) MQP-3.
2. With a neat circuit diagram and waveforms, explain the working of 555 timers as an oscillator. (8 Marks) June-July 2019.
3. Explain how 555 timer can be used as an oscillator. (06 Marks) MQP-2

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D
Dept. of E&CE B.M.S.I.T
Email: dankan.v@bmsit.in

MODULE-4
Topic 1. BJT

With neat circuit diagram explain how transistor is used as an voltage amplifier. Derive an equation for Av. (08 Marks) Dec 2018-Jan 2019./ (08 Marks) Dec 2019-Jan 2020.

What is an amplifier? Explain how transistor can be used as an amplifier. (6 Marks) June-July 2019./ (08 Marks) MQP-2

Explain the operation of BJT as an amplifier and as a switch. (08 Marks) MQP-1/(10 Marks) MQP-3


Refer next Question.

Soln:

Amplifier:- Amplification is the process of Linearly increasing the amplitude of an electrical signal and is one of the major properties of transistor.

* Transistor amplifies current because the collector current is equal to the base current multiplied by the current gain (β).

i.e $I_C = \beta I_B$



* I_B is very small compared to I_C & I_E .


$I_E \approx I_C$

generally $I_B \rightarrow \mu A$
 $I_C, I_E \rightarrow mA$

Voltage Amplification:-

Fig. shows basic transistor amplifier circuit with ac source voltage V_s is superimposed on the dc bias voltage V_{BB} by Capacitive Coupling.


* The dc bias voltage V_{CC} is connected to the collector through the collector resistor (R_C).



figa:- BJT as Voltage Amplifier Circuit.

* The ac input voltage produces an ac base current, which results in a much larger ac collector current.

* The ac collector current (I_C) produces an ac voltage across R_C , thus producing an amplified, but inverted output.



* The forward biased-base Emitter junction presents a very low resistance to the ac signal. and this internal ac Emitter resistance is designated by r_e' .

* The ac base voltage $V_b = I_e r_e' \leftarrow (1)$

* The ac collector voltage V_c is equal to the ac voltage drop across R_c .

$$\text{i.e. } V_c = I_c R_c \leftarrow (2)$$

Since $I_e \approx I_c$

$$V_c = I_e R_c \leftarrow (2a)$$

V_b is the transistor input voltage given by

$$V_b = V_s - I_b R_B \leftarrow (1a)$$

* Voltage Gain is defined as the ratio of the output voltage to the input voltage. i.e

$$A_v = \frac{V_c}{V_b}$$


$$A_v = \frac{V_c}{V_b} \approx \frac{I_e R_c}{I_e r_e'} = \frac{R_c}{r_e'}$$

$$A_v \approx \frac{R_c}{r_e'}$$

Note: * Voltage gain depends on the values of R_c and r_e' .

* choose R_c is always considerably large compared to r_e' , the gain will be larger.

Problem. Determine the voltage gain and the ac output voltage in fig. if $r_e' = 50\Omega$.



and also what value of R_c will it take to have a voltage gain of 50.
Soln: The voltage gain is

$$A_v \approx \frac{R_c}{r_e'} = \frac{1\text{ k}\Omega}{50} = \frac{1000}{50} = 20$$

$$A_v = 20$$

∴ the ac output voltage is

$$\bar{V}_{out} = A_v \cdot V_b = (20)(100m)$$

$$\boxed{\bar{V}_{out} = 2 \text{ Volts}} \text{ (rms)}$$

$R_c = ?$ to get $A_v = 50$

w.k.t $A_v = \frac{R_c}{r_e'}$

$$R_c = A_v \cdot r_e' = 50 \times 50$$

$$R_c = 2500 \Omega$$

$$\therefore \boxed{R_c = 2.5 \text{ k}\Omega}$$

Use a value of $R_c = 2.5 \text{ k}\Omega$ to get an
Voltage gain $A_v = 20$.


XP

BJT as a Switch


Question

Briefly explain how a transistor is used as an electronic switch. (6M) m0p-2


Soln:-



i. open switch :-



(a) Cut-off - open switch.



Equivalent ckt.

* In fig. Transistor is in the cut-off region because the base-emitter junction is not forward biased.


$$\text{i.e. } I_B = 0A \quad \therefore I_C = \beta I_B = 0A$$

Dept. of E&CE, B.M.S.I.T Bangalore \therefore open ckt.


AG

* This indicates an open ckt. Exist between Emitter and Collector terminal.

ii. Closed Switch:-



(b) Saturation - closed Switch.



Equivalent ckt.

* In fig. b, the transistor is in saturation region because the base-emitter junction and base collector junction are forward-biased and the base current (I_B) is made large enough to cause the collector current to reach its saturation value ($I_{C(sat)}$).

* This condition indicates an short circuit between collector and emitter.

* The small voltage drop b/w collector to emitter terminal called $V_{CE(sat)}$

generally $V_{CE(sat)} \approx 0$ v. (negligible)

Condition in Cutoff :-

a transistor is in cutoff region when the base-emitter junction is not forward biased.

$$V_{CE(\text{cutoff})} = V_{CC}$$

Condition in Saturation :- when the base-emitter junction is forward-biased and there is enough base current to produce a maximum collector current, the transistor is saturated.

$$I_{C(\text{sat})} = \frac{V_{CC} - V_{CE(\text{sat})}}{R_C} \approx \frac{V_{CC}}{R_C}$$

$V_{CE(\text{sat})}$ is very small compared to V_{CC} . it can be neglected.

The Minimum value of Base current (I_B) needed to produce saturation is

$$I_{B(\text{min})} = \frac{I_{C(\text{sat})}}{\beta_{DC}}$$

I_B should be significantly greater than $I_{B(\text{min})}$ to ensure that the transistor is saturated.

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D
 Dept. of E&CE B.M.S.I.T
 Email: dankan.v@bmsit.in

The transistor in common emitter configuration is shown in Fig. With $R_c = 10K\Omega$ and $\beta_{dc} = 200$. Determine


- i. V_{CE} at $V_{in} = 0$
- ii. $I_{B(min)}$ to Saturate the collector current
- iii. $R_{B(max)}$ when $V_{in} = 5V$.

$R_c = 10k\Omega$


neglect $V_{CE(sat)}$.

$V_{CE(sat)}$ can be neglected. (4 Marks) Dec 2018-Jan 2019.

soln



Q. When $V_{in} = 0$ volts, the transistor is in Cutoff region (acts like an open switch) and $\therefore V_{CE} = V_{CC} = 10$ volts (cutoff)



ex.

Given $V_{CE(sat)} \rightarrow$ neglect ≈ 0 volt

$$\therefore I_{C(sat)} = \frac{V_{CC}}{R_C} = \frac{10}{1.0k} = 10mA$$


$$I_{C(sat)} = 10mA$$

$$I_{B(min)} = \frac{I_{C(sat)}}{\beta_{dc}} = \frac{10mA}{200}$$

$$I_{B(min)} = 50\mu A$$

$I_{B(min)} = 50\mu A$ is the necessary to drive the transistor to the point of saturation.

ex. $R_{B(max)} = ?$ $V_{in} = 5$ volt



When transistor is ON,

$$V_{BE} \approx 0.7 \text{ volt}$$

KVL to i_B Loop.

$$V_{in} - I_B R_B - V_{BE} = 0$$

$$\Rightarrow I_B R_B = V_{in} - V_{BE} \Rightarrow R_B = \frac{V_{in} - V_{BE}}{I_B}$$

$$R_{B(max)} = \frac{V_{in} - V_{BE}}{I_{B(min)}} = \frac{5 - 0.7}{50\mu} = \frac{4.3}{50\mu}$$

$$R_{B(max)} = 86k\Omega$$


"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D
 Dept. of E&CE B.M.S.I.T
 Email: dankan.v@bmsit.in

The transistor in common emitter (CE) configuration is shown in Fig. With $R_C = 1k\Omega$ and $\beta_{dc} = 125$. Determine

- V_{CE} at $V_{in} = 0$
- $I_{B(min)}$ to Saturate the collector current
- $R_{B(max)}$ when $V_{in} = 8V$

$V_{CE(sat)}$ can be neglected. (4 Marks) Dec 2019-Jan 2020.



Soln:
 i. When $V_{in} = 0$ volts; BJT is in cutoff region (acts as an open circuit).

$$V_{CE} = V_{CC} = +10 \text{ volts}$$

ii.


$$I_{B(min)} = \frac{I_{C(sat)}}{\beta_{dc}} = \frac{(V_{CC}/R_C)}{\beta_{dc}} = \frac{V_{CC}}{R_C \cdot \beta_{dc}}$$

(given $V_{CE(sat)}$ is negligible)

$$\therefore I_{B(min)} = \frac{10}{(1k)(125)} = \frac{10}{1000 \times 125}$$

$$I_{B(min)} = 80 \mu A \text{ required to saturate the collector current.}$$

iii. $R_{B(max)} = ?$ when $V_{in} = 8$ volts



KCL input loop

$$I_{in} - I_B R_B - V_{BE} = 0$$

$$V_{BE} = 0.7 \text{ volts (assume)}$$

$$I_B = \frac{V_{in} - V_{BE}}{R_B}$$

$$(i) R_B = \frac{V_{in} - V_{BE}}{I_B}$$

To get $R_{B(max)}$, I_B must be Minimum i.e. $(I_{B(min)})$


$$\therefore R_{B(max)} = \frac{V_{in} - V_{BE}}{I_{B(min)}} = \frac{8 - 0.7}{80 \mu} = \frac{8 - 0.7}{80 \times 10^{-6}}$$

$$R_{B(max)} = 91.25 \times 10^3 \Omega$$

$$(or) \boxed{R_{B(max)} = 91.25 \text{ k}\Omega}$$

Question

Determine the Minimum value of I_B required to saturate the transistor in fig. of $\beta_{dc} = 125$ and $V_{CE(sat)} = 0.2 \text{ V}$.



Soln:

$$I_{B(min)} = \frac{I_{C(sat)}}{\beta_{dc}}$$

$$I_{C(sat)} = \frac{V_{CC} - V_{CE(sat)}}{R_C} = \frac{10 - 0.2}{1.0 \text{ k}} = \underline{\underline{9.8 \text{ mA}}}$$

$$I_{B(min)} = \frac{9.8 \times 10^{-3}}{125} = 78.4 \times 10^{-6}$$

$\boxed{I_{B(min)} = 78.4 \mu\text{A}}$ required to saturate the transistor.


"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Application of a Transistor Switch

Dr. Dankan Gowda V M.Tech., Ph.D
 Dept. of E&CE B.M.S.I.T
 Email: dankan.v@bmsit.in

With neat circuit diagram explain how transistor can be used to switch an LED ON/OFF and give the necessary equation. (8 Marks) Dec 2018-Jan 2019.

- * The transistor in fig. is used as a switch to turn the LED ON and OFF.
- * For example a square wave input voltage with a period of 2 seconds is applied to the input as indicated.




- * The square wave is at 0V, the transistor is in cut-off; and since there is no collector current, the LED does not emit light.
- * When square wave goes high level, the transistor saturates. This forward biases the LED, and the resulting collector current through the LED causes it to emit light. Thus the LED is on for 1 second and off for 1 second.

Problem:

The LED in fig. requires 30mA to emit a sufficient level of light. Therefore, the collector current should be approximately 30mA. For the following circuit values, determine the amplitude of the square wave input voltage necessary to make sure that the transistor saturates. Use double the minimum value of base current as a safety margin to ensure saturation.

$V_{CC} = 9V$, $V_{CE(sat)} = 0.3V$, $R_C = 220\Omega$, $R_B = 3.3k\Omega$

$\beta_{DC} = 50$ and $V_{LED} = 1.6$ volt.



Soln: $I_{C(sat)} = \frac{V_{CC} - V_{LED} - V_{CE(sat)}}{R_C}$

$= \frac{9 - 1.6 - 0.3}{220} = 32.3mA$

$I_{C(sat)} = 32.3mA$

$I_{B(min)} = \frac{I_{C(sat)}}{\beta_{DC}} = \frac{32.3mA}{50} = 646\mu A$

$I_{B(min)} = 646\mu A$

To ensure saturation, use twice the value of $I_{B(min)}$

i.e. $I_{B(min)} = 2 I_{B(min)} = 2(646\mu) = 1.29mA$

KCL at input loop. $V_{in} - I_B R_B - V_{BE} = 0$


$\Rightarrow V_{in} = I_{B(min)} R_B + V_{BE} = 1.29m(3.3k) + 0.7$

$V_{in} = 4.957$ volts

Relay Switch Circuit Using BJT :

Question:

Draw and explain the working of relay switch circuit using BJT to turn OFF/ON lamp.



- Relays are electromechanical devices that use an electromagnet to operate a pair of movable contacts from an open position to a closed position.
- The advantage of relays is that it takes a relatively small amount of power to operate the relay coil.

- Fig. (a) shows a typical relay switch circuit. The circuit has the coil driven by a NPN transistor switch, depending on the input voltage level. When the base voltage of the transistor is zero, the transistor is cut-off and acts as an open switch. As a result no collector current flows and the relay coil is de-energized. In this condition, NC (normally closed) contact remains close and normally open contact remains open.
- When the base voltage of the transistor is sufficient enough to drive the transistor in saturation, transistor acts as a close switch. As a result, collector current flows and the relay coil is energized. In this condition, NC (normally closed) contact gets open and normally open contact gets close.
- We can connect lamp, heater or any other device connecting NO/NC contact in series with power supply to control ON/OFF action. This is illustrated in Fig. (b).

Topic 2. Feedback Amplifiers

What is a feedback amplifier? with a necessary diagrams and equation, Briefly explain different types of feedback amplifiers. (06 Marks) MQP-1/(12 Marks) MQP-2.

Soln:- Definition: - The amplifier in which a part of output is sampled and fed-back to the input of the amplifier is called feedback amplifier.

* at the input we have two signals: (i) Input signal and (ii) part of the output which is fed back to the input.

Types:-

- i. positive feedback
- ii. Negative feedback

This classification is based on phase of the input and feedback signal.

i. positive feedback: - Both these signals i.e. input signal and feedback signal [part of output signal] are in same phase (in-phase). the feedback is called positive feedback.




fig 1: positive feedback Amplifier

ii. Negative feedback :- When the input signal and feedback signal are out of phase, the feedback is called Negative feedback.




fig:- Negative feedback Amplifier.

Applications:-

* Use of positive feedback results in oscillations and hence used in oscillators.

* Negative feedback gives stability and hence used in amplifiers.

Voltage Gain :-

* The voltage gain of the positive feedback Amplifier

is given by
$$A_{vf} = \frac{A_v}{1 - A_v \beta}$$

* If for Negative feedback
$$A_{vf} = \frac{A_v}{1 + A_v \beta}$$

A_v - voltage gain without feedback (i) open loop voltage gain.

A_{vf} - voltage gain with feedback (ii) closed loop gain.

β - feedback factor.

→ (Covered)
in previous section.

What is feedback amplifier? what are the properties of negative feedback amplifier? (6 Marks) June-
July 2019.

Soln: Properties of Negative Feedback Amplifiers -

- i. Desensitize the gain.
it brings stability to amplifier by making gain less sensitive to all kind of variations.
- ii. Reduce non-linear distortion.
The negative feedback makes the output proportional to the input. i.e. reduces non-linear distortion.
- iii. Reduce the effect of noise.
it minimizes the contribution by unwanted electrical signals. This noise may be generated by ckt components (or) by external interference.
- iv. Control the input and output impedances.
it increases (or) decreases the input and output impedances. This is done by choosing appropriate feedback topology.
- v. Extend the Bandwidth of the Amplifier.
By incorporating negative feedback, the bandwidth can be increased.

Negative
Types of ¹ Feedback Amplifiers


There are four types of feedback Amplifiers.

- i. Voltage Series feedback Amplifier.
- ii. Current Series feedback Amplifier.
- iii. Voltage Shunt feedback Amplifier.
- iv. Current Shunt feedback amplifier.

Parameter	Feedback Topology			
	Voltage Series	Current Series	Voltage Shunt	Current Shunt
Input Impedance	increases (↑)	increases (↑)	decreases (↓)	decreases (↓)
Output Impedance	decreases (↓)	increases (↑)	decreases (↓)	increases (↑)

Explain the voltage series feedback circuit and derive an equation for voltage gain A_v with feedback. (4 Marks) Dec 2018-Jan 2019./ (6 Marks) June-July 2019./ (04 Marks) Dec 2019-Jan 2020./ (06 Marks) MQP-1

soln:- fig. shows the voltage series feedback amplifier circuit. it is also known as series parallel feedback.



$$V_f = \beta V_o$$

fig:- Voltage Amplifier with voltage series feedback

from fig: $V_i = V_{in} - V_o \beta$

$$V_o = A \cdot V_i = A V_{in} - A \beta V_o$$

the gain with feedback $\Rightarrow V_o + A \beta V_o = A V_{in}$

$$A_{vf} = \frac{V_o}{V_{in}} = \frac{A}{(1 + A\beta)} \quad (\downarrow) \text{ decreased}$$

obs:- the Amplifier gain reduced by a factor of $(1 + A\beta)$

The input impedance with feedback

$$Z_{if} = Z_i (1 + A\beta), \text{ increases. } (\uparrow)$$

Output impedance with feedback,

$$Z_{of} = \frac{Z_o}{(1 + A\beta)}, \text{ decreases. } (\downarrow)$$

$$A_{vf} = \frac{A}{(1 + A\beta)} \Rightarrow A_{vf} = \frac{A}{A\beta} = \frac{1}{\beta}$$

if $A\beta \gg 1$

$$A_{vf} = \frac{1}{\beta}$$

This Means the feedback ^{amplifier} gain is independent of amplifier gain (A). Thus all the distortions like amplitude and frequency distortion do not appear in A_{vf} .
* Even the noise signal, which gets attenuated by feedback.

Any variation in magnitude of A does not appear in A_{vf} .
which means A_{vf} has high gain stability.

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

List the advantages of negative feedback in an amplifier. Explain the voltage series feedback amplifier. Show that the gain bandwidth product for a feedback amplifier is constant. (10 Marks) MQP-3.

Soln:- Advantages of Negative feedback :-

In negative feedback Amplifier, the gain of the amplifier reduces, however it is still used in almost every amplifier due to its various advantages. that are

i. Gain stability.

ii. Significant extension of Bandwidth.

iii. Vary less distortions.

iv. Decreased output resistance.

v. Stable operating point.

vi. Reduces noise and other interference in amplifier.

all advantages are on cost of reduced gain of amplifier and hence in negative feedback there is always a trade-off between amplifier gain and other desirable properties.

Q.80.

Gain and Bandwidth of Feedback Amplifier

Ans.

The negative feedback reduces the amplifier gain.

$$\text{i.e. } A_{vf} = \frac{A}{(1+AB)} \quad \leftarrow (1)$$

* fig. a. shows the frequency response of an Amplifier with and without feedback.




fig:- Effect on A_0 and Bandwidth of negative feedback.

$$BW = f_2 - f_1$$

since $f_2 \gg f_1$ \therefore $BW \approx f_2$ H_3

$$BW_f = f_{2f} - f_{1f}$$

$f_{2f} \gg f_{1f}$ \therefore $(BW)_f \approx f_{2f}$ H_3

Obsⁿ: i. Since $f_{zf} > f_2$

$$\Rightarrow BW_f = (BW) \cdot (1 + A_0 \beta) \quad \leftarrow \textcircled{2}$$

ii. $\therefore (BW_f) > (BW)$

Bandwidth with feedback

Bandwidth without feedback.

iii.

$A_0 \rightarrow$ Gain without feedback

$$A_{of} = \frac{A_0}{(1 + A_0 \beta)} ; \rightarrow \text{Gain with feedback (Reduced)}$$

\therefore it can be shown that

$$(G \cdot BW)_{\text{without feedback}} = (G \cdot BW)_{\text{with feedback}}$$

$$A_0 \times f_2 = A_{of} \times f_{zf}$$

i.e. $A_0 \cdot f_2 = A_{of} \cdot f_{zf} = \text{Constant product of gain Bandwidth}$

Note: Since B.W with Negative feedback increases by factor $(1 + A_0 \beta)$ and gain decreases by same factor. \therefore the gain bandwidth product of an amplifier does not alter when negative feedback is introduced.

Gain Stability With Feedback

w.k.t the overall gain with negative feedback is

$$A_f = \frac{A}{1+AB} \quad \leftarrow \textcircled{1}$$

differentiating on both sides

$$\frac{dA_f}{A_f} = \frac{1}{(1+AB)} \cdot \frac{dA}{A}$$

for $AB \gg 1$

$$\boxed{\frac{dA_f}{A_f} \approx \frac{1}{AB} \cdot \frac{dA}{A}} \approx \frac{1}{AB} \left(\frac{dA}{A} \right)$$

This shows that relative change in (dA/A) in the basic amplifier gain reduced by factor AB in the relative change (dA_f/A_f) in the overall gain of the feedback Amplifier.

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

An amplifier has a high frequency response described by $A = \frac{A_0}{1 + (j\omega/\omega_2)}$, Where in $A_0=1000$, $\omega_2=10^4$ rad/sec. Find the feedback factor which will raise the upper corner frequency ω_2 to 10^5 Hz. What is the corresponding gain of the amplifier? Find also the gain bandwidth product in this case. (04 Marks) MQP-3.

Soln:- Given $A = \frac{A_0}{1 + (j\omega/\omega_2)}$

$$A_0 = 1000, \omega_2 = 10^4 \Rightarrow \omega_{2(\text{new})} = 10^5$$

the gain with feedback

$$A_{(\text{new})} = \frac{A_0}{1 + A_0\beta} \quad \leftarrow (1)$$

and the frequency, with feedback

$$\omega_{2(\text{new})} = \omega_2 (1 + A_0\beta) \quad \leftarrow (2)$$

find feedback factor $\beta = ?$

given that $\omega_2 \rightarrow \omega_{2(\text{new})}$

using eqⁿ (2)

$$10^5 = 10^4 [1 + 1000(\beta)]$$

$$10 = 1 + 1000\beta$$

$$\Rightarrow \beta = \frac{9}{1000} = 0.009$$

$$\boxed{\beta = 0.009}$$

the feedback factor $\beta = 0.009$; which will raise the upper corner frequency (ω_2) to 10^5 rad/sec.

w.k.t
 \Rightarrow Gain-bandwidth product with and without feedback are constant.

Gain BW ρ without feedback $= \omega_2 A_0$

$$\omega_2 A_0 = 10^4 \times 1000 = 10^7 \leftarrow \textcircled{a}$$

GBWP with feedback

$$\omega_{2(\text{new})} \cdot A_{(\text{new})} = ?$$

using eqⁿ (1) $A_{(\text{new})} = \frac{A_0}{1 + A_0 \beta} = \frac{1000}{1 + 1000(0.009)}$

$$A_{(\text{new})} = \frac{A_0}{10} = \frac{1000}{10} = 100$$

$$A_{(\text{new})} = 100 \quad \text{obs:} \text{ Gain with feedback is reduced.}$$

\therefore GBWP with feedback

$$\omega_{2(\text{new})} \cdot A_{(\text{new})} = 10^5 \times 100 = 10^7 \leftarrow \textcircled{b}$$

Comparison between Positive and Negative Feedback Amplifiers:

Sr. No.	Parameter	Positive Feedback	Negative Feedback
1.	Phase shift between feedback signal and input signal	0 or 360°	180°
2.	Feedback signal and input signals	Are in phase	Are out of phase
3.	Input voltage	Increases	Decreases
4.	Output voltage	Increases	Decreases
5.	Voltage gain	Increases	Decreases
6.	Distortion	Increases	Decreases
7.	Stability	Decreases	Increases
8.	Application	Used in oscillators and Schmitt triggers	Used in amplifiers

➤ **State the effect of voltage series feedback on input impedance, output impedance and gain of the amplifier.**

- Table shows the changes in the input impedance, output impedance and gain of the voltage series amplifier with negative feedback.

Parameter	Voltage series feed back		Change with -ve feedback
	Without feedback	With feedback	
Input impedance	Z_i	$Z_{if} = Z_i (1 + A\beta)$	Increases
output impedance	Z_o	$Z_{of} = Z_o / (1 + A\beta)$	Decreases
voltage gain	A_v	$A_{vf} = A_v / (1 + A\beta)$	Decreases

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

Explain the Barkhausen's criteria for oscillations. (06 Marks) MQP-1

Oscillator :-

* Oscillator is an energy converter. It receives DC energy and changes it into AC energy of desired frequency. The frequency of oscillations depends upon the constants of the device.

Defⁿ:- The composite electric circuit associated with an active device when used to produce an alternating current is called an oscillator circuit.

* An oscillator is an amplifier, which uses a positive feedback and without any external ^{input} signal, generates an output waveform at a desired frequency.

Applications:-

- i. In Communication system, to generate Radio waves.
- ii. Tone generator.
- iii. generate clock signal to control speed of digital system.
- iv. Used as a local oscillator to transform the RF signals to IF signals in a receiver.

Condition for oscillation / Barkhausen Condⁿ for oscillation :-

* Fig. shows the schematic of a basic oscillator circuit.




fig. Basic oscillator circuit.

* The feedback signal v_f drives the circuit hence $v_i = 0$ i.e. No external input is used.

* For the feedback amplifier shown in fig. the gain with the feedback is given by

$$A_f = \frac{v_o}{v_{in}} = \frac{A}{1 + A\beta}$$

* When $v_{in} = 0$, the gain tends to infinity and $1 + A\beta = 0$ for gain to be infinite.

$$A\beta = -1 + j0 = 1 \angle -180^\circ$$

Under this condition, $v_i = 0$ and v_f drives the circuit into oscillations.

The condition $A\beta = -1$ is called Barkhausen Criteria for oscillation.

* For positive feedback, the $\angle AB = -180^\circ$ and the phase shift introduced by amplifiers must be -180° . Thus the total phase shift around the loop is -360° or 0° for positive feedback.

note:- Barkhausen Criterion.


* The total phase shift around a loop is 0° or 360° .

* The magnitude of the product of the open loop gain of the amplifier (A) and feedback factor (β) is unity. i.e. $|AB| = 1$ and $\angle AB = -180^\circ$.


* When Switch 'S' is closed, Small noise voltage begins to buildup and with $|AB|$ slightly greater than 1, the oscillation start growing. Then circuit adjusts itself to get $|AB| = 1$ to produce sustained oscillations. [i.e. Constant Amplitude and frequency of oscillations].

Effect of $|A\beta|$ on Oscillations


* When total phase shift around a loop is 0° (or) 360° and $|A\beta| = 1$, then the output oscillates with constant frequency and amplitude. Such oscillations are called Sustained oscillations (or) Undamped oscillations.



* For $|A\beta| > 1$, the oscillations are of increasing amplitude.



* For $|A\beta| < 1$, the oscillations are of decreasing amplitude.



Classification of Oscillators

- i. Based on operating principle.
 - Negative Resistance effect oscillators.
 - Feedback oscillators.
- ii. Based on waveforms.
 - Sinusoidal oscillations.
 - Non-sinusoidal oscillations (a)
 - Relaxation oscillations.
- iii. Based on Frequency generation.
 - Audio-frequency (AF) oscillators. (20Hz to 20kHz)
 - Radio frequency (RF) oscillators (20kHz - 30MHz)
 - Ultra-high frequency (UHF) oscillators (300MHz - 3GHz)
 - Microwave oscillators (3GHz - 30GHz).
- iv. According to the circuit employed.
 - LC oscillators.
 - R.C oscillators.

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"


Dr. Dankan Gowda V M.Tech., Ph.D
 Dept. of E&CE B.M.S.I.T
 Email: dankan.v@bmsit.in

R-C phase shift oscillator.

Topic 3. Oscillators

Explain RC phase-shift oscillator with circuit diagram and necessary equations. (8 Marks) Dec 2018-Jan 2019/ (08 Marks) Dec 2019-Jan 2020./ (06 Marks) MQP-1/(06 Marks) MQP-3.


Soln:- * The RC phase shift oscillator uses three RC sections in its feedback path.



figa. RC phase shifting network.

* Each RC section produces 60° phase shift hence the total phase shift introduced by the feedback path is $3 \times 60^\circ = 180^\circ$.

* To satisfy the Barkhausen Criteria, the amplifier path must introduce 180° phase shift in the forward path. Thus total phase shift around the loop becomes 360° .



* The op-amp (operational amplifier) in the inverting mode is used as an amplifier in the forward path to produce 180° phase shift.

* The output of the amplifier is given to the feedback network while the output of the feedback network drives the amplifier.

the feedback factor $\beta = \frac{V_i(j\omega)}{V_o(j\omega)}$

* The frequency of oscillations is given by

$$\omega_0 = \frac{1}{RC\sqrt{6}} \quad \text{r/sec} \quad (or) \quad f_0 = \frac{1}{2\pi RC\sqrt{6}} \quad \text{Hz}$$

* the feedback path gain

$$\beta(j\omega_0) = -\frac{1}{29} = 180^\circ \text{ phase shift.}$$

$$|\beta| = \frac{1}{29} \text{ and feedback path introduces } 180^\circ \text{ phase shift.}$$

* To satisfy Barkhausen condition $|\beta A| = 1$ hence

$$|A| = \frac{1}{|\beta|} = 29. \text{ Thus the } \overset{\text{gain of}}{\text{opamp circuit}} \text{ must be}$$

29 to have the oscillations according to Barkhausen Condⁿ.

* For inverting amplifier using op-amp the gain is $A = -R_f/R$

$$A\beta = \frac{-1}{29} \left(\frac{-R_f}{R} \right) \quad \left| \begin{array}{l} A\beta = \frac{R_f}{29R} > 1 \\ \text{by st} \end{array} \right. \quad |A| = \frac{R_f}{R} = 29 \quad \therefore \boxed{R_f \geq 29R}$$

* Practically R_f is kept slightly higher than $29R$ so as to supply the energy loss in the circuit. Page

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

Design a RC Phase shift oscillator for a frequency of 1KHz. Draw the circuit diagram with designed values. (6 Marks) June-July 2019.

Soln: Given $f_0 = 1\text{kHz}$.

w.k.t frequency of oscillation of R.C phase shift oscillator is $f_0 = \frac{1}{2\pi RC\sqrt{6}} \text{Hz}$.

Let assume $C = 0.1\mu\text{F}$


$$R = \frac{1}{2\pi f C \sqrt{6}} = \frac{1}{2\pi (10^3) (0.1 \times 10^{-6}) (\sqrt{6})}$$

$$R = 649.747 \approx 650\Omega$$

$$\therefore \boxed{R = 650\Omega} \quad \& \quad \boxed{C = 0.1\mu\text{F}}$$

and $\frac{R_f}{R} = 29 \Rightarrow R_f = 29R = 29(650)$

$$\boxed{R_f = 18.85\text{k}\Omega}$$



"Tell me and I Forget, Show me and I remember, Let me do and I Understand"


Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

Question

For the feedback ckt shown in fig. determine the condition for oscillation and the oscillation frequency.



Soln: KCL at node 2
$$j\omega C (v_2 - v_0) + \frac{v_2}{R} + \frac{v_2 - v_1}{R} = 0 \leftarrow (1)$$

at node 1.
$$\frac{v_1 - v_2}{R} + j\omega C v_1 = 0 \leftarrow (2)$$

$$v_2 = (1 + j\omega RC) v_1 \leftarrow (3)$$

Eq (3) in Eq (1) and re-arranging
$$\beta = \frac{v_1}{v_0} = \frac{1}{3 + j(\omega RC - 1/\omega RC)}$$

for β to be real equate imaginary part (or) j term should be zero. i.e. $(\omega RC - \frac{1}{\omega RC}) = 0$

$$\boxed{\omega_0 = \frac{1}{RC}} \quad (a) \quad \boxed{f_0 = \frac{1}{2\pi RC} \text{ Hz}}$$

then $\beta = +\frac{1}{3}$ (+ve feedback).

forward gain
$$A = \frac{v_0}{v_1} = 1 + \frac{R_2}{R_1}$$

Oscillations to occur.
$$A\beta = \frac{1}{3} (1 + \frac{R_2}{R_1}) > 1$$

$$\frac{R_2}{R_1} > 2 \Rightarrow \boxed{R_2 \geq 2R_1}$$

Advantages and Disadvantages

➤ **State the advantages and disadvantages of RC phase shift oscillator.**

- The advantages of R-C phase shift oscillator are,
 1. The circuit is simple to design.
 2. Can produce output over audio frequency range.
 3. Produces sinusoidal output waveform.
 4. It is a fixed frequency oscillator.
 5. Does not require bulky components like transformers and inductors.
 6. Used to produce oscillations of audio frequency range which is 20 Hz to 100 - 200 kHz.

Disadvantages:

- The disadvantages of R-C phase shift oscillator are,
 1. By changing the values of R and C, the frequency of the oscillator can be changed. But the values of R and C of all three sections must be changed simultaneously to satisfy the oscillating conditions. But this is practically impossible.
 2. The frequency stability is poor due to the changes in the values of various components, due to effect of temperature, aging etc.
 3. As feedback is very small, it is difficult to start the oscillations.

Problem:

A RC phase shift oscillator uses $R = 10\text{ k}\Omega$ and $C = 1\text{ nF}$. Find its frequency of oscillations.

Sol. : $R = 10\text{ k}\Omega$, $C = 1\text{ nF}$

$$\begin{aligned}\therefore f_o &= \frac{1}{2\pi RC\sqrt{6}} = \frac{1}{2\pi \times 10 \times 10^3 \times 1 \times 10^{-9} \times \sqrt{6}} \\ &= \mathbf{6.497\text{ kHz.}}\end{aligned}$$

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D
Dept. of E&CE B.M.S.I.T
Email: dankan.v@bmsit.in

Wien Bridge Oscillator

With a neat circuit diagram, explain the working of Wien Bridge oscillator. (6 Marks) June-July 2019./
(08 Marks) Dec 201-Jan 2020.

Define an oscillator? Derive the equation for Wien bridge oscillator. (08 Marks) MQP-2

Soln:- * The fig. shows Wien bridge oscillator circuit.
* The forward path uses an opamp used in noninverting mode. Thus it does not introduce any phase shift.




fig:- Wien bridge oscillator

* Feedback network uses bridge called Wien bridge.
* The two arms of the bridge, namely R_1, C_1 in series and R_2, C_2 in parallel are called frequency sensitive arms.

* The gain of the amplifier is

$$A = 1 + \frac{R_3}{R_4} \quad \leftarrow (1)$$

* The frequency of oscillation is given by

$$\omega_0 = \frac{1}{\sqrt{R_1 R_2 C_1 C_2}} \text{ rad/sec} \quad \text{or} \quad f_0 = \frac{1}{2\pi \sqrt{R_1 C_1 R_2 C_2}} \text{ Hz}$$

* for simplicity, choose $R_1 = R_2 = R$ and $C_1 = C_2 = C$.

$$f_0 = \frac{1}{2\pi RC} \text{ Hz} \quad \text{or} \quad \omega_0 = \frac{1}{RC} \text{ rad/sec}$$


* with $R_1 = R_2 = R$ and $C_1 = C_2 = C$ the feedback network gain $\beta = \frac{1}{3}$ and to satisfy Barkhausen criteria $A\beta \geq 1$, $A \geq 3$ for the amplifier

$$\left(1 + \frac{R_3}{R_4}\right) \geq 3 \quad \text{i.e.} \quad R_3 \geq 2R_4$$

* Satisfying both the Barkhausen conditions - the circuit works as an oscillator.

Wienbridge Oscillator

Expression of frequency of oscillation.



Amplifier gain

$$A = 1 + \frac{R_3}{R_4}$$

β - feedback also gain $\beta = \frac{V_f}{V_{in}}$

using VDR $V_f = \frac{V_{in}}{(Z_1 + Z_2)} \cdot Z_2$

$$\beta = \frac{V_f}{V_{in}} = \frac{Z_2}{Z_1 + Z_2}$$

$$Z_1 = R_1 + \frac{1}{j\omega C_1} = \frac{(jR_1 C_1 \omega + 1)}{j\omega C_1}$$

$$Z_2 = R_2 \parallel \left(\frac{1}{j\omega C_2}\right) = \frac{R_2 \times \frac{1}{j\omega C_2}}{R_2 + \frac{1}{j\omega C_2}} = \frac{R_2}{1 + j\omega C_2 R_2}$$

$$\beta = \frac{Z_2}{Z_1 + Z_2} = \frac{j\omega R_2 C_1}{(1 - \omega^2 R_1 R_2 C_1 C_2) + j\omega(R_1 C_1 + R_2 C_2 + R_2 C_1)}$$

Rationalizing and Simplifying.

$$\beta = \frac{\omega^2 C_1 R_2 (R_1 C_1 + R_2 C_2 + C_1 R_2) + j\omega C_1 R_2 (1 - \omega^2 R_1 R_2 C_1 C_2)}{(1 - \omega^2 R_1 R_2 C_1 C_2)^2 + \omega^2 (R_1 C_1 + R_2 C_2 + C_1 R_2)^2}$$

To get Zero phase shift, the imaginary part of above eqⁿ must be equal to Zero.

$$\therefore \omega (1 - \omega^2 R_1 R_2 C_1 C_2) = 0 \quad \text{but } \omega \neq 0$$

$$\therefore \omega^2 R_1 R_2 C_1 C_2 = 1 \Rightarrow \omega^2 = \frac{1}{R_1 R_2 C_1 C_2}$$

$$\omega = \frac{1}{\sqrt{R_1 R_2 C_1 C_2}} \text{ rad/sec.}$$

$$f = \frac{1}{2\pi \sqrt{R_1 R_2 C_1 C_2}} \text{ Hz}$$

In practice $R_1 = R_2 = R, C_1 = C_2 = C.$

$$\therefore f = \frac{1}{2\pi RC} \text{ Hz}$$

Frequency of oscillation of Wienbridge oscillator.

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

The frequency sensitivity arms of the wein bridge oscillator uses $C_1=C_2=0.01\mu F$ and $R_1=10K\Omega$ while R_2 is kept variable. The frequency is to be varied from $10K Hz$ to $50K Hz$ by varying R_2 . Find the minimum and maximum values of R_2 . (04 Marks) MQP-3.

Soln:- frequency of oscillation of Weinbridge oscillator is

$$f = \frac{1}{2\pi \sqrt{R_1 R_2 C_1 C_2}} \text{ Hz} \quad \leftarrow \textcircled{1}$$

given $C_1=C_2=0.01\mu F=C$
and $R_1=10K\Omega$. R_2 (variable)

from eqⁿ $\textcircled{1}$ $f \propto 1/R$.

for $f=10KHz \Rightarrow R_2(\text{max})$ Maximum

$f=50KHz \Rightarrow R_2(\text{min})$ - Minimum.

use $f=10KHz$.

$$f = \frac{1}{2\pi C \sqrt{R_1 \cdot R_2}}$$

$$\sqrt{R_2} = \frac{1}{2\pi C \sqrt{R_1} \cdot f} = \frac{1}{2\pi \times 0.01 \times 10^{-6} \times 10 \times 10^3 \times \sqrt{(10 \times 10^3)}}$$

$$\sqrt{R_2} = \frac{1}{0.062831853} = 15.9154.$$

$$R_2 = 253.302 \Omega = 253.302 \Omega$$

(Maximum)

using $f = 50 \text{ kHz}$

$$\sqrt{R_2} = \frac{1}{2\pi C \sqrt{R_1} f} = \frac{1}{2\pi \times 0.01 \times 10^{-6} \times 50 \times 10^3 \times \sqrt{10 \times 10^3}}$$

$$\sqrt{R_2} = \frac{1}{0.314159} = 3.1830$$


$$\boxed{R_2 = 10.1321 \Omega} \text{ (Minimum)}$$

$$R_{2(\text{min})} = 10.1321 \Omega$$

$$\underline{\underline{R_{2(\text{max})} = 253.302 \Omega}}$$

Question

Calculate the resonant frequency of the Wien bridge oscillator shown in fig.



i. $R_2 = 61k\Omega$

ii. $R_2 = 51k\Omega$

soln: $f = \frac{1}{2\pi \sqrt{R_1 R_2 C_1 C_2}}$ Hz.

i. $R_1 = R_2 = 61k\Omega$ - $C_1 = C_2 = C = 0.01\mu F$.

$$f = \frac{1}{2\pi R \cdot C} = \frac{1}{2\pi \times 61k \times 0.01\mu}$$

$$f = 260.9 \text{ Hz}$$

ii. $R_2 = 51k\Omega$. $f = \frac{1}{2\pi C \sqrt{R_1 R_2}} = \frac{1}{2\pi \times 0.01\mu \sqrt{61k \times 51k}}$

$$f = 285.344 \text{ Hz}$$

Obs $R_2 \downarrow \Rightarrow f \uparrow$

Question: Design the RC elements of a Weinbridge oscillator. for operation at $f_0 = 10\text{kHz}$.

Soln: $A_v = \left(\frac{R_3}{R_4} + 1\right)$ and $R_3 \geq 2R_4$

\therefore choose $R_4 = 100\text{k}\Omega$

and $R_3 = 300\text{k}\Omega$.


i.e. $\frac{R_3}{R_4} > 2$ for oscillation to take place.

given $f = 10\text{kHz}$.

choose $R = 150\text{k}\Omega$ (i.e. $R_1 = R_2 = R = 150\text{k}\Omega$)

find $C = \frac{1}{2\pi f \cdot R} = \frac{1}{2\pi \times 10 \times 10^3 \times 150 \times 10^3}$

$C = 106.157\text{pF}$ i.e. $C_1 = C_2 = C = 106.157\text{pF}$



Advantages and Disadvantages of Wien Bridge Oscillator:

Advantages and Disadvantages

➤ *State the advantages and disadvantages of Wien bridge oscillator.*

- The various advantages of Wien bridge oscillator are,
 1. By varying the two capacitor values simultaneously, by mounting them on the common shaft, different frequency ranges can be obtained.
 2. The perfect sine wave output is possible.
 3. It is useful for audio frequency range i.e. 20 Hz to 100 kHz.
 4. Very useful in laboratory signal generators.
 5. Gives high frequency stability.
 6. Easy from design point of view and gives constant output.
- The **disadvantages** of Wien bridge oscillators are,
 1. The maximum frequency output is limited.
 2. It uses large number of components other than op-amp.
 3. Can not be used to generate high frequencies.

Problems:

Ex. Determine the component values for Wien bridge oscillator used to obtain the frequency of 12 kHz.

Sol. : $f = 12 \text{ kHz}, R_1 = R_2 = R,$

$$C_1 = C_2 = C$$

$$\therefore f = \frac{1}{2\pi RC} \quad \text{i.e. } 12 \times 10^3 = \frac{1}{2\pi RC}$$

$$\therefore RC = 1.3263 \times 10^{-5}$$

Choose $C = 0.001 \mu\text{F}$

$$\text{i.e. } R = \frac{1.3263 \times 10^{-5}}{0.001 \times 10^{-6}}$$

$$\therefore R = 13.26 \text{ k}\Omega$$

$$\text{For } A \geq 3, R_3 \geq 2R_4$$

Choose $R_4 = 100 \text{ k}\Omega$ i.e. $R_3 \geq 200 \text{ k}\Omega$

Choose $R_3 = 270 \text{ k}\Omega$.

Ex. Determine the frequency of the Wien-bridge oscillator using $R = 5.1 \text{ k}\Omega$ and $C = 0.001 \text{ }\mu\text{F}$.

Sol. : Frequency of oscillation for Wien-bridge oscillator is given by,

$$\begin{aligned}
 f &= \frac{1}{2\pi RC} \\
 &= \frac{1}{2\pi \times 5.1 \text{ k}\Omega \times 0.001 \mu\text{F}} \\
 &= 31206.8 \text{ Hz} = 31.2068 \text{ kHz}
 \end{aligned}$$

Comparison between RC phase shift and Wien Bridge Oscillators:

Sr. No.	RC phase shift oscillator	Wien bridge oscillator
1.	The feedback network is RC network with three RC sections.	The feedback network is lead-lag network which is called Wien bridge circuit.
2.	The feedback network introduces 180° phase shift.	The feedback network does not introduce any phase shift.
3.	An amplifier stage introduces 180° phase shift.	An amplifier stage does not introduce any phase shift.
4.	The frequency of oscillations is, $f = \frac{1}{2\pi RC\sqrt{6}}$	The frequency of oscillations is, $f = \frac{1}{2\pi RC}$
5.	The amplifier stage gain condition is, $ A \geq 29$	The amplifier stage gain condition is, $ A \geq 3$
6.	The frequency variation is difficult.	Mounting the two capacitors on common shaft and varying their values, frequency can be varied.

THE IC 555 TIMER

- * The 555 timer IC is an integrated circuit used in a variety of timer, pulse generation and oscillation applications.
- * 555 is called so because of its internal circuit. There are three $5k\ \Omega$ resistors used in the IC and hence the name 555. The resistors are connected in series and are used as voltage dividers.
- * Pin diagram.




Fig. Pin diagram of IC-555

- * The detailed (or) internal circuitry of 555 timer is shown in fig. it comprises
 - i. Two opamp comparators set $\frac{2}{3}V_{cc}$ and $\frac{1}{3}V_{cc}$ respectively.
 - ii. The three resistor circuit, to obtain voltage $\frac{2}{3}V_{cc}$ and $\frac{1}{3}V_{cc}$ to set the comparator.

* The Comparator's output sets (or) resets the Flipflop (F/F) which feeds the output stage.

The F/F operates as

$$R=1, S=0 \quad , \text{output} = 0$$

$$R=0, S=1 \quad , \text{output} = 1.$$

* The F/F also operates a transistor which when driven low, discharges a timing capacitor (External).





fig. Internal details of ICL-555 timer.

ds

IC-555 Timer


- * IC 555 Timer was introduced in 1970 by Signetic Corporation.
- * IC 555 Timer is used for generation of Squarewave, [Asymmetrical and Asymmetrical], Sawtooth wave and various other applications such as Astable Multivibrator, Monostable Multivibrator etc.

* Circuit diagram:-



* Due to three three 5kΩ resistors

this IC is known as IC-555 Timer.




figb:- pin diagram of IC 555 Timer.

Page


Working:-

Comparator-1



$$V_c = \frac{V_{cc}}{3(5k)} \times 2(5k) = \frac{2}{3} V_{cc}$$



Comparator-2




SR-Flip Flop:-



S (V_{01})	R (V_{02})	Q_{n+1}	\bar{Q}_{n+1}
0	0	Q_n	\bar{Q}_n (previous state)
0	1	0	1 Reset
1	0	1	0 Set
1	1	X	X (not defined)

$S=1, R=0 \Rightarrow Q=1$



Transistor is in saturation region \therefore (ON) it acts as short circuit.

Topic 4. 555 Timer

Explain the operation of IC-555 as an Astable oscillator (astable operation) with neat circuit diagram and necessary equation. (08 Marks) Dec 2018-Jan 2019./ (08 Marks) Dec 2019-Jan 2020./ (08 Marks) MQP-1/ (06 Marks) MQP-3.

With a neat circuit diagram and waveforms, explain the working of 555 timers as an oscillator. (8 Marks) June-July 2019.

Explain how 555 timers can be used as an oscillator. (06 Marks) MQP-2

Soln:- Astable Multivibrator is used to generate Square wave.





Fig. Astable operation of IC-555 timer.

Working:-

assume, $V_c(0^-) = V_c(0^+) = 0 \text{ volt}$.


$\therefore V_{\text{trigger}} = V_{\text{threshold}} = V_c(t) = 0 \text{ volt}$.



i.e. $R=1 \Rightarrow \theta=0$ \therefore transistor is OFF (acts as open circuit).


\Rightarrow at $t=0$, the capacitor charging path exists.

Charging Circuitry



$$V_c(t) = V_{cc} \left[1 - e^{-t / (R_A + R_B)C} \right] \leftarrow \text{①}$$

Comparator-1




at time $t=0$, $V_c(t) = V_{cc}$

$\therefore V_{o1} = +V_{cc} \because V_c(t) > \frac{2}{3} V_{cc}$

When $S=1$, the output SRPF $Q=1$, \Rightarrow transistor at 'sc' (ON) means discharging path exist.

- 1st charging $\Rightarrow 0$ to $\frac{2}{3}V_{cc}$
- 1st discharging $\Rightarrow \frac{2}{3}V_{cc}$ to $V_{cc}/3$.
- 2nd charging $\Rightarrow V_{cc}/3$ to $\frac{2}{3}V_{cc}$.
- 2nd discharging $\Rightarrow \frac{2}{3}V_{cc}$ to $V_{cc}/3$.



dz

Calculation of ON Time (T_{ON})

$$V_c(t) = V_c(\infty) + [V_{cc}(0^+) - V_c(\infty)] e^{-t/\tau}$$

$$\tau = (R_A + R_B) \cdot C$$

$$V_c(0^+) = \frac{V_{cc}}{3}$$

$$V_c(\infty) = V_{cc}$$

$$V_c(t = t_{ON}) = V_{cc} + \left[\frac{V_{cc}}{3} - V_{cc} \right] e^{-\frac{t_{ON}}{(R_A + R_B)C}}$$

$$\frac{2}{3} V_{cc} = V_{cc} - \frac{2}{3} V_{cc} e^{-t_{ON}/(R_A + R_B)C}$$

$$\frac{2}{3} = 1 - \frac{2}{3} e^{-t_{ON}/(R_A + R_B)C}$$

$$\frac{2}{3} e^{-t_{ON}/(R_A + R_B)C} = \frac{1}{3}$$

$$\Rightarrow e^{-\frac{t_{ON}}{(R_A + R_B)C}} = \frac{1}{2}$$

Natural log on both side

$$t_{ON} = 0.693 (R_A + R_B) C = T_{ON}$$

$$T_{ON} = 0.693 \cdot \tau_c$$

where $\tau_c = (R_A + R_B) \cdot C$
charging time.

Calculation of OFF time (T_{off})

$$V_c(t) = V_c(\infty) + [V_c(0+) - V_c(\infty)] e^{-t/\tau}$$

$\tau = R_B \cdot C$ (discharging time constant).

$$V_c(0+) = \frac{2V_{CC}}{3} \quad \text{and} \quad V_c(\infty) = 0 \text{ volt.}$$

$$\rightarrow \frac{V_{CC}}{3} = 0 + \left(\frac{2}{3} V_{CC} - 0 \right) e^{-t_{off}/R_B \cdot C}$$

$$\frac{V_{CC}}{3} = \frac{2}{3} V_{CC} \cdot e^{-t_{off}/R_B \cdot C}$$

$$\frac{1}{2} = e^{-t_{off}/R_B \cdot C}$$

$$\Rightarrow \boxed{t_{off} = 0.693 R_B \cdot C}$$

Total time period (T)

$$T = T_{on} + T_{off}$$

$$= 0.693 (R_A + R_B) \cdot C + 0.693 R_B \cdot C$$

$$\boxed{T = 0.693 \cdot C (R_A + 2R_B)} \leftarrow \text{Time period of generated square wave}$$

frequency of oscillation

$$\boxed{f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B) C}} \text{ Hz}$$

Duty-cycle:

$$D = \frac{t_{ON}}{T} = \frac{0.693(R_A + R_B) \cdot C}{0.693(R_A + 2R_B) \cdot C}$$

$$D = \frac{R_A + R_B}{R_A + 2R_B} \quad ; \text{ Length } 50\%$$

$$\% D = \frac{R_A + R_B}{R_A + 2R_B} \times 100\%$$

Note! - Duty cycle is independent of capacitor:

problem 1.

For a 555 timer connected as Astable Multivibrator,

$$R_1 = R_2 = 7.5 \text{ k}\Omega, C = 0.1 \mu\text{F}, V_{CC} = 5\text{V}.$$

Calculate the frequency of operation and sketch output wave form.

Soln:-

$$T_{ON} = 0.693 (R_1 + R_2) \cdot C$$

$$= 0.693 (7.5 \text{ k} + 7.5 \text{ k}) (0.1 \mu)$$

$$T_{ON} = 1.05 \text{ msec} \quad \text{: Capacitor charging time.}$$

$$T_{OFF} = 0.693 R_2 C \quad \text{: Capacitor discharging time}$$


$$T_{OFF} = 0.693 \times 7.5 \text{ k} \times 0.1 \mu$$

$$T_{OFF} = 0.525 \text{ msec}$$

$$T_{\text{total}} = T_{ON} + T_{OFF} = 1.05 + 0.525 = 1.575 \text{ msec}$$

frequency of oscillation $f = \frac{1}{T} = \frac{1}{1.575 \times 10^{-3}} = 635 \text{ Hz}$

$V_{CC} = 5\text{V}$



problem 2

In problem 1, what should be the value of C for the astable frequency of 300kHz .

Soln:-

$$T = 0.693 (R_1 + R_2) \cdot C$$

$$f = \frac{1.44}{(R_1 + 2R_2) \cdot C} = \frac{1.44}{(3 \times 7.5\text{k}) \cdot C} = 300\text{k}$$

$$\Rightarrow C = \frac{1.44}{22.5 \times 300 \times 10^6}$$

$$C = 0.213 \times 10^{-9} \text{ F}$$

② $C = 0.213 \text{ nF}$

Applications of Astable Multivibrator

➤ **State the applications of astable multivibrator.**

1. Square wave generator
2. Voltage Controlled Oscillator (VCO)
3. FSK generator
4. Flasher circuit

Problems:

Ex. A 555 timer configured in astable mode with $R_A = 2 \text{ kohm}$, $R_B = 4 \text{ kohm}$ and $C = 0.1 \mu\text{F}$. Determine the frequency of the output and duty cycle.

Sol. :

$$\begin{aligned} \therefore f &= \frac{1.44}{(R_A + 2R_B)C} \\ &= \frac{1.44}{[2 \times 10^3 + 2 \times 4 \times 10^3] \times 0.1 \times 10^{-6}} \\ &= 1.44 \text{ kHz} \\ \% D &= \frac{R_A + R_B}{R_A + 2R_B} \\ &= \frac{2 \times 10^3 + 4 \times 10^3}{2 \times 10^3 + 2 \times 4 \times 10^3} \times 100 = 60 \% \end{aligned}$$

Ex. A 555 timer is configured in a stable mode with $R_A = 2 \text{ K}\Omega$ and $R_B = 6 \text{ k}\Omega$. Find C if the frequency of the output is 1.028 kHz.

Sol. : $R_A = 2 \text{ k}\Omega$, $R_B = 6 \text{ k}\Omega$, $f = 1.028 \text{ kHz}$

$$\begin{aligned} f &= \frac{1.44}{(R_A + 2R_B)C} \\ \text{i.e. } 1.028 \times 10^3 &= \frac{1.44}{[2 + 2 \times 6] \times 10^3 \times C} \\ \therefore C &= \frac{1.44}{1.028 \times 10^3 \times 14 \times 10^3} = 0.1 \mu\text{F} \end{aligned}$$

Question Bank:**MODULE-5
DIGITAL ELECTRONICS FUNDAMENTALS:****Topic 5.1. Difference between analog and digital signals****Topic 5.2 Number System- Binary, Hexadecimal, Conversion-Decimal to binary, Hexadecimal to decimal and vice-versa, Subtraction using 2's complement method****Topic 5.3 Boolean algebra, Basic and Universal Gates,****Topic 5.4 Combinational circuits:**

Half and Full adder,

Multiplexer,

Decoder,

Topic 5.5 Flip Flops : SR and J K Flip flops.**Topic 5.6 Applications of Flip Flops :Shift register, 3 bit ripple Counter****(Text1: 10.1 to 10.7)****Topic 5.7 Basic Communication System, Principle of operations of Mobile Phone (Text 1: 18.2 and 18.8)****Topic 5.1. Difference between analog and digital signals****Topic 5.2 Number System- Binary, Hexadecimal, Conversion-Decimal to binary, Hexadecimal to decimal and vice-versa, Subtraction using 2's complement method****1. Find**

i. $(1010111011110101)_2 = (?)_{16}$

ii. $(FA876)_{16} = (?)_2$

(4 Marks). Dec/Jan 2019**2. Perform the following:**

i. Convert $(925.75)_{10}$ to base-2 and base-16.

ii. Subtract from $(11011.11)_2$ from $(10101.11)_2$ using 2's complement method. (6Marks) Dec/Jan 2019.

3. Subtract the following using 2's complement: (02 marks) Dec/Jan 2019.

i. $11100-10011.$

4. Find

i. $(1101011101101010)_2 = (?)_{16}$

ii. $(EB986)_{16} = (?)_2$

iii. $(925.75)_{10} = (?)_8$ (6 Marks) Dec-Jan 2020.

5. Convert the following. (8 Marks) MQP-1

i) $(725.25)_{10} = (?)_2 = (?)_{16}$

ii) $(111100111110001)_2 = (?)_{10} = (?)_{16}$

6. Perform the following

(i) Convert $(A B C D)_{16} = (?)_2 = (?)_8 = (?)_{10}$

(ii) Subtract $(1010)_2 - (111)_2$ using 2's complement method. (5 Marks) MQP-2

7. Perform the following

(i) Convert $(111110101101)_2$ to $()_8$

(ii) Subtract $(22)_2 - (17)_2$ using 1's and 2's complement method. (5 Marks) MQP-2

Topic 5.3 Boolean algebra, Basic and Universal Gates

1. State and prove De Morgan's theorems. (4 Marks) Dec/Jan 2019.

2. Simplify $S = A \oplus B \oplus C$ and realize using basic gates. (05 marks) Dec/Jan 2019.

3. Simplify the following expressions and draw the logic circuits using basic gates.

i) $AB + A'C + AB'C (AB + C)$

ii) $(A+B')(CD+E)$ (6 Marks) MQP-1

4. Realize $Y = AB + CD + E$ using NAND gates. (4 Marks) MQP-2

5. Simplify and realize the following using NAND gates only

i) $Y = AC + ABC + A'BC + AB + D$

ii) $Y = A'B'C' + A'B'C + A'B + A'C'$ (6 Marks) MQP-3

6. Simplify the following Boolean expressions

(i) $Y = A'B' + AB$

(ii) $Y = AB + AC + BD + CD$

(iii) $Y = (B + CA)(C + A'B)$

(iv) $Y = A'B'C'D' + A'B'C'D + A'B'C'D' + AB'C'D$ (8 Marks) MQP-3

Topic 5.4 Combinational circuits: Half and Full adder, Multiplexer, Decoder.

1. Design Full adder circuit and implement it using basic gates. (10Marks). Dec/Jan 2019/ (08 Marks) Dec-Jan 2020.

2. Realize/Implment full adder using two half adders. (04 Marks) Dec/Jan 2019./ (6 Marks) MQP-1

3. Design full adder circuit using three variables and implement it using two half adders. (8 Marks) MQP-2

4. With a neat circuit diagram and truth table, explain the full adder circuit. (6 Marks) MQP-3
5. What is multiplexer? Implement 8:1 multiplexer using basic gates. (08 Marks) Dec/Jan 2019.
6. What is a multiplexer? Explain the working of 4:1 multiplexer. (6 Marks) MQP-1

=====

Topic 5.5 Flip Flops : SR and J K Flip flops.

1. Explain the working of RS flip flop with truth table and diagram. (06 Marks) Dec/Jan 2019.
2. With the help of a logic diagram and truth table, explain the working of a clocked SR flip-flop. (6 Marks) MQP-1
3. What is Flip Flop ? Explain the operation of master slave JK flip Flop. (08 marks) Dec/Jan 2019./MQP2
4. With a neat circuit diagram and truth table, explain the working of a JK flip flop. (6 Marks) MQP-3

=====

Topic 5.6 Applications of Flip Flops :Shift register, 3 bit ripple Counter

1. Explain the working of a 3-bit ripple counter with neat circuit diagram and timing diagrams. (8Marks) Dec/Jan 2019.
2. What is a counter? With a neat timing and block diagram, explain three bit asynchronous counter operation. (7 Marks) MQP-2
3. What is a shift register? Explain the working of a 4-bit SISO shift register. (8 Marks) MQP-1


=====

Topic 5.7 Basic Communication System, Principle of operations of Mobile Phone

1. Explain the basic elements of communication system with block diagram. (6 Marks). Dec/Jan 2019.
 2. With a neat block diagram, explain the operating principle of the GSM system. (6 Marks) MQP-2/MQP3
- =====


Logic Gates :-

* Building blocks of Digital System.



Defn:- There are basically digital circuits that are designed to execute logical functions like Boolean addition, Boolean multiplication and inversion etc.

Classification :-



We use algebraic expressions in order to show the operation performed by the logic gates.

1. OR Gate

2 ip, 1 o/p gate

Dr. Dandan Gowda V, M.Tech, Ph.D.
Dept. of E&CE, B.M.S.U.T

Logic Symbol



Boolean expression

$$y = a + b$$


Truth table:-

2 distinct ip's
= $2^2 = 4$ combinations

a	b	o/p $Y = a + b$
0	0	0
0	1	1
1	0	1
1	1	1

note:- output is high when any one of the input is high.

Important Boolean identities related to OR gates:-



- x.
- i. $0 + x = x$
 - ii. $1 + x = 1$
 - iii. $x + \bar{x} = 1$
 - iv. $x + x = x$

ii. AND Gate :- 2-IP AND Gate

Symbol:-



Logical expression: $Y = a \cdot b$

Note:- The output is high only when all inputs are high.

Truth table:

IP		OP
a	b	$Y = a \cdot b$
0	0	0
0	1	0
1	0	0
1	1	1

Important Boolean identities related to AND Logic:-

IP		OP
a	b	$Y = a \cdot b$
0	0	0
0	1	0
1	0	0
1	1	1

- i. $0 \cdot X = 0$
- ii. $1 \cdot X = X$
- iii. $X \cdot \bar{X} = 0$
- iv. $X \cdot X = X$

iii. NOT Gate

Symbol:



Logical Expression: $y = \bar{a}$

truth table:-

inp a	otp Y
0	1
1	0

Note:- The output is complement of the input.

iv. NAND Gate:-

Symbol :-




Logical Expression:- $y = \bar{a} \bar{b}$

Truth table:-

inp a	inp b	otp Y = $\bar{a} \bar{b}$
0	0	1
0	1	1
1	0	1
1	1	0

Note:- The output is high only when one of the input is low.

v. NOR Gate:- OR followed by NOT



Logical Expression:- $Y = \overline{a+b}$ Note:- The output is high when all the inputs are low.

Truth table:-

a	b	$Y = \overline{a+b}$
0	0	1
0	1	0
1	0	0
1	1	0

vi. X-OR gate:-



Logical expression:- $Y = a \oplus b = \bar{a}b + a\bar{b}$

Truth table:-

i/p		o/p
a	b	$Y = a \oplus b$
0	0	0
0	1	1
1	0	1
1	1	0

Note:- The output is high when odd number of inputs are high.

Boolean identities related to Ex-OR logic

Dr. Dinkar Gowda V. M. Ph.D.
Dept. of E&CE, B.M.S.U.T

a	b	$y = a \oplus b$
0	0	0
0	1	1
1	0	1
1	1	0

- i. $0 \oplus x = x$
- ii. $1 \oplus x = \bar{x}$
- iii. $x \oplus \bar{x} = 1$
- iv. $x \oplus x = 0$

vii. EX-NOR Logic Gate: [Ex-OR followed by NOT]



Logic Expression: $y = a \odot b = ab + \bar{a}\bar{b} = \overline{a \oplus b}$

Truth table:

a	b	$y = a \odot b$
0	0	1
0	1	0
1	0	0
1	1	1

Note: The output is high only when Even number of ones are the

Boolean identities related to Ex-nor logic input:

a	b	$y = a \odot b$
0	0	1
0	1	0
1	0	0
1	1	1

- i. $0 \odot x = \bar{x}$
- ii. $1 \odot x = x$
- iii. $x \odot \bar{x} = 0$
- iv. $x \odot x = 1$

Laws of Boolean Algebra:-

i. Commutative Law,

$$a + b = b + a$$

proof:

a	b	a+b
0	0	0
0	1	1
1	0	1
1	1	1

\Leftrightarrow

a	b	b+a
0	0	0
0	1	1
1	0	1
1	1	1

ii. $a \cdot b = b \cdot a$

proof:

a	b	a · b
0	0	0
0	1	0
1	0	0
1	1	1

\Leftrightarrow

a	b	b · a
0	0	0
0	1	0
1	0	0
1	1	1

Note:- My for 3 variable:

$$i. a + b + c = c + b + a$$

$$ii. abc = cba$$

ii. Associative Law:

i. $a + (b + c) = (a + b) + c$

ii. $(ab)c = a(bc)$

proof: i. $a + (b + c) = (a + b) + c$

a	b	c	(b+c)	LHS $a+(b+c)$	(a+b)	RHS $(a+b)+c$
0	0	0	0	0	0	0
0	0	1	1	1	0	1
0	1	0	1	1	1	1
0	1	1	1	1	1	1
1	0	0	0	1	1	1
1	0	1	1	1	1	1
1	1	0	1	1	1	1
1	1	1	1	1	1	1

obs:- LHS = RHS.

ii. $(ab)c = a(bc)$

My construct a truth table

LHS Equal RHS

a	b	c	ab	(ab)c	(bc)	a(bc)
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	0
0	1	1	0	0	1	0
1	0	0	0	0	0	0
1	0	1	0	0	0	0
1	1	0	1	0	0	0
1	1	1	1	1	1	1

Dr. Dananjay Gowda V. M.Sc., M.Tech.
Dept. of E&CE, B.M.S.U.T

iii) Distributive Law obs: LHS = RHS.
 $a(b+c) = ab+ac$

proof:

a	b	c	(b+c)	LHS a(b+c)	ab	ac	RHS ab+ac
0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	1	0	0	0	0
0	1	1	1	0	0	0	0
1	0	0	0	0	0	0	0
1	0	1	1	1	0	1	1
1	1	0	1	1	1	0	1
1	1	1	1	1	1	1	1

Boolean identities :-

used to simplify Boolean functions

i. $0 + a = a$

ii. $1 + a = 1$

iii. $a + a = a$

iv. $a + \bar{a} = 1$

v. $a \cdot 0 = 0$

vi. $1 \cdot a = a$

vii. $a \cdot a = a$

viii. $a \cdot \bar{a} = 0$

ix. $\bar{\bar{a}} = a$

x. $0 + ab = a$

Proof: $a + ab = a(1 + b)$
 $\quad\quad\quad 1$ (rule ii)
 $\quad\quad\quad = a \cdot 1$
 $\quad\quad\quad = a$
 $\quad\quad\quad \underline{\underline{}}$

xii. $a + \bar{a}b = a + b$

proof: LHS

$$= a + \bar{a}b$$

using rule xi: $a + ab = a$

$$= a + ab + \bar{a}b$$

$$= a + b(a + \bar{a})$$

using rule (iv) $a + \bar{a} = 1$

$$= a + b \cdot (1)$$

$$= \underline{\underline{a + b}} \quad \text{(RHS)}$$

xiii. $(a+b)(a+c) = a+bc$

proof: LHS

$$= (a+b)(a+c)$$

using distributive law

$$= a\cancel{a} + ac + ba + bc$$

using rule (vii) $a \cdot a = a$

$$= a + ac + ba + bc$$

$$= a(\cancel{1} + c) + ba + bc$$

$$= a + ba + bc = a(\cancel{1} + b) + bc$$

$$= a \cdot 1 + bc = a + bc = \text{RHS}$$

Q. State the identities of Boolean addition and Boolean Multiplication.

soln:

i.

Identities of Boolean addition

$$a + 0 = a$$

$$a + 1 = 1$$

$$a + a = a$$

$$a + \bar{a} = 1$$

ii. Identities of Boolean Multiplication

$$a \cdot 0 = 0$$

$$a \cdot 1 = a$$

$$a \cdot a = a$$

$$a \cdot \bar{a} = 0$$

30.

Topic 5.3 Boolean algebra, Basic and Universal Gates

State and prove De Morgan's theorems. (4 Marks) Dec./Jan 2019.

Soln: De Morgan's suggested two theorems that form an important part of Boolean algebra.

e.g. $\overline{ab} = \bar{a} + \bar{b}$

i.e. Complement of a product is equal to the sum of the complements.

Proof:

a	b	ab	\overline{ab}	\bar{a}	\bar{b}	$\bar{a} + \bar{b}$
0	0	0	1	1	1	1
0	1	0	1	1	0	1
1	0	0	1	0	1	1
1	1	1	0	0	0	0

LHS Equal RHS

e.g. $\overline{a+b} = \bar{a} \cdot \bar{b}$

i.e. The complement of a sum is equal to the product of the complements.

proof

a	b	a+b	$\overline{a+b}$ (L.H.S)	\overline{a}	\overline{b}	$\overline{a \cdot b}$ (R.H.S)
0	0	0	1	1	1	1
0	1	1	0	1	0	0
1	0	1	0	0	1	0
1	1	1	0	0	0	0

i. Note: Demorgan's theorem for 3-variables

$$\overline{abc} = \overline{a} + \overline{b} + \overline{c}$$

$$\overline{a+b+c} = \overline{a} \cdot \overline{b} \cdot \overline{c}$$

note 2: My for 4-variables

$$\overline{abcd} = \overline{a} + \overline{b} + \overline{c} + \overline{d}$$

$$\overline{a+b+c+d} = \overline{a} \cdot \overline{b} \cdot \overline{c} \cdot \overline{d}$$

28

Simplify $S = A \oplus B \oplus C$ and realize using basic gates. (05 marks) Dec/Jan 2019.

$$S = A \oplus B \oplus C$$

given boolean expression in a three-input
 EX-OR logic




Let $a \oplus b = a\bar{b} + \bar{a}b$

let $x = a \oplus b$; $\bar{x} = \overline{a \oplus b} = a \oplus b = \bar{a}\bar{b} + ab$

$$S = x \oplus c = x\bar{c} + \bar{x}c$$

$$= [a\bar{b} + \bar{a}b]\bar{c} + [\bar{a}\bar{b} + ab]c$$

$$= a\bar{b}\bar{c} + \bar{a}b\bar{c} + \bar{a}\bar{b}c + abc$$



Simplify the following expressions and draw the logic circuits using basic gates.

- i) $AB + A'C + AB'C (AB + C)$
 ii) $(A+B')(CD+E)$

(6 Marks) MQP-1

Soln

$$Y = AB + \bar{A}C + A\bar{B}C (AB + C)$$

using distributive law

$$= AB + \bar{A}C + A\bar{B}CAB + A\bar{B}CC$$

using commutative law

$$= AB + \bar{A}C + A\bar{B}\bar{B}C + A\bar{B}CC$$

using identity $B\bar{B} = 0$ and $CC = C$

$$= AB + \bar{A}C + A\bar{B}C$$

$$= AB + (\bar{A} + A\bar{B})C$$

$$= AB + [(\bar{A} + A)\bar{B}]C$$

$$= AB + (\bar{A} + \bar{B})C$$

$$= AB + \bar{A}C + \bar{B}C$$

$$= AB + [\bar{A} + \bar{B}]C$$


$$= AB + (\bar{A}\bar{B}) \cdot C$$

$$\begin{aligned} \bar{A} + A\bar{B} &= (\bar{A} + A)(\bar{A} + \bar{B}) \\ &= \bar{A}\bar{A} + \bar{A}\bar{B} + A\bar{A} + A\bar{B} \\ &= \bar{A} + \bar{A}\bar{B} + 0 + A\bar{B} \\ &= \bar{A}(1 + \bar{B}) + A\bar{B} \\ &= \bar{A}(1) + A\bar{B} \\ &= \bar{A} + A\bar{B} \end{aligned}$$

Say $AB = x$

$$\begin{aligned} &= x + \bar{A}C \\ &= (x + \bar{A})(x + C) \\ &= (x + C) \end{aligned}$$

$$Y = AB + C$$





"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D
 Dept. of E&CE B.M.S.I.T
 Email: dankan.v@bmsit.in

ii) $Y = (A + \bar{B})(CD + E)$
 using distributive Law

$$Y = ACD + AE + \bar{B}CD + \bar{B}E$$



Q. Show that $a + bc = (a + b)(a + c)$

Soln: R.H.S = $(a + b)(a + c)$
 using distributive law
 $= \underline{aa} + \underline{ac} + \underline{ba} + bc$
 $= \underline{a} + \underline{a(b+c)} + bc$ $a \cdot a = a$
 $= \underline{a} + \underline{a[1+(b+c)]} + bc$ | say $b+c = x$
 $= \underline{a + bc}$ (LHS) | $1+(b+c) = 1+x$
| $= 1$
| w.l.t $1+a = 1$

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

Simplify the following Boolean expressions

(i) $Y = A B' + AB$

(ii) $Y = AB + AC + BD + CD$

(iii) $Y = (B + CA)(C + A'B)$

(iv) $Y = A'B'C'D' + A'B'C'D + A'B'C'D' + AB'C'D$

(8 Marks) MQP-3

soln:-

i. $Y = A\bar{B} + AB$

$$= A(\bar{B} + B)$$

$$= A \cdot (1)$$

$$B + \bar{B} = 1$$

$$\boxed{Y = A}$$

ii.

$$Y = AB + AC + BD + CD$$

$$Y = AB + BD + AC + CD$$

$$Y = B(A + D) + C(A + D)$$

$$\boxed{Y = (A + D)(B + C)}$$

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

$$\begin{aligned} \text{iii)} \quad Y &= (B+CA)(C+\bar{A}B) \\ &\text{using distributive Law} \\ &= BC + \bar{A}BB + CCA + CA\bar{A}B \\ &\quad \quad \quad \downarrow \\ &\quad \quad \quad 0 \end{aligned}$$

$$\boxed{Y = BC + \bar{A}B + CA}$$

using Boolean identities

$$BB = B$$

$$CC = C$$

$$A \cdot \bar{A} = 0$$

$$\text{iv)} \quad Y = \underbrace{\bar{A}\bar{B}\bar{C}\bar{D}} + \underbrace{\bar{A}\bar{B}\bar{C}D} + \underbrace{\bar{A}\bar{B}C\bar{D}} + \underbrace{\bar{A}\bar{B}CD}$$

$$= \bar{A}\bar{B}\bar{C}[\bar{D} + D] + \bar{A}\bar{B}C[\bar{D} + D]$$

using Boolean identity $0 + \bar{D} = 1$

$$= \bar{A}\bar{B}\bar{C} \cdot (1) + \bar{A}\bar{B}C \cdot (1)$$

$$= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C$$

$$= \bar{B}\bar{C}(\bar{A} + A)$$

$$\boxed{Y = \bar{B}\bar{C}}$$

$$| A + \bar{A} = 1$$

Simplification of Boolean Expressions

i. prove that $\overline{AB} + \bar{A} + AB = 0$

Soln:- L.H.S

$$= \overline{AB} + \bar{A} + AB$$

$$\text{let } AB = x$$

$$\text{and } \overline{AB} = \bar{x}$$

$$= \overline{\bar{x} + \bar{A} + x}$$

using Commutative Law

$$= \overline{(x + \bar{x}) + \bar{A}}$$

$$= \overline{(1 + \bar{A})}$$

$$x + \bar{x} = 1$$

$$1 + \bar{A} = 1$$

$$= \overline{(1)}$$

$$= 0$$

ii. Simplify $ABC + AB\bar{C} + \bar{A}BC$

$$Y = \underbrace{ABC}_{\uparrow} + \underbrace{AB\bar{C}}_{\uparrow} + \bar{A}BC$$

$$= AB(C + \bar{C}) + \bar{A}BC$$

$$= AB + \bar{A}BC$$

$$= B(A + \bar{A}C)$$

$$= B(A + C)$$

$$= AB + BC$$

$$C + \bar{C} = 1$$

$$A + \bar{A}C = A + C$$

$$= (A + \bar{A})(A + C)$$

$$= 1 \cdot (A + C)$$

$$\text{iii)} \rightarrow AB + \overline{A}C + A\overline{B}C(AB+C)$$

Dr. Dankan Gowda V M.Tech, Ph.D
Dept. of E&CE, B.M.S.I.T

using demorgan's law & distributive laws

$$= AB + (\overline{A} + \overline{C}) + A\overline{B}C \cdot AB + A\overline{B}C \cdot C$$

$$= AB + \overline{A} + \overline{C} + \overbrace{AAB\overline{B}C}^{\rightarrow 0} + A\overline{B}CC$$

$B \cdot \overline{B} = 0$ & $CC = C$

$$= AB + \overline{A} + \overline{C} + A\overline{B}C$$

$$= (\overline{A} + BA) + (\overline{C} + CA\overline{B})$$

using
 $w + xy$
= $(w+x)(w+y)$

$$= (\overline{A} + B) \underbrace{(A/\overline{A})}_1 + (C/\overline{C}) \cdot (\overline{C} + A\overline{B})$$

$$= \overline{A} + B + \overline{C} + A\overline{B}$$

$$= \overline{A} + \overline{C} + (B + A\overline{B})$$

$$= \overline{A} + \overline{C} + (B + A)(B/\overline{B})$$

$$= \overline{A} + \overline{C} + B + A$$

$$= (A/\overline{A}) + B + \overline{C}$$

$$= \underbrace{1}_1 + (B/\overline{C})$$

say x

$$= 1 + x$$

$$= \underline{\underline{1}}$$

$$\begin{aligned} 1 + x &= 1 \\ \textcircled{A} (1 + B) + \overline{C} & \\ &= 1 + \overline{C} \\ &= \underline{\underline{1}} \checkmark \end{aligned}$$

iv

$$\overline{A\overline{B}} + ABC + A(B+A\overline{B})$$

Soln:

$$= \overline{A(\overline{B}+BC)} + A(B+A) \quad ; \text{ using } B+A\overline{B} = (B+A)(\overline{B})$$

$$\overline{B}+BC = (\overline{B}/B)(\overline{B}+C) = (\overline{B}+C)$$

$$= \overline{A(\overline{B}+C)} + A(B+A)$$

Using demorgan's law & distributive law
 $\overline{A \cdot (\overline{B}+C)} = \overline{A} + \overline{(\overline{B}+C)}$

$$= \overline{\overline{A}} + \overline{(\overline{B}+C)} + AB + AA$$

$$= \overline{\overline{A}} + \overline{B} \cdot \overline{C} + AB + A$$

using Demorgan's law
 $\overline{B+C} = \overline{B} \cdot \overline{C}$
 $\neq \overline{BC}$
 $\neq AA = A$

$$= (A + \overline{A}) + \overline{B} \cdot \overline{C} + AB$$


$$= 1 + (\overline{B} \cdot \overline{C} + AB)$$

$$\left| \begin{array}{l} A + \overline{A} = 1 \\ 1 + x = 1 \end{array} \right.$$

$$= \overline{1} = \underline{\underline{0}}$$

Implementation of Boolean function's


Q1) $f = ab + c\bar{d} + \bar{b}c$
3 product terms



Q2. Simplify $abc + a\bar{b}c + ab\bar{c} + \bar{a}bc$ and realize using basic gates.

Soln:- $f = \underline{abc} + \underline{a\bar{b}c} + \underline{ab\bar{c}} + \underline{\bar{a}bc}$
 $f = ac(\underline{b/\bar{b}}) + b(a\bar{c} + \bar{a}c)$

$f = ac + b(a\bar{c} + \bar{a}c)$






Universal Gates:-


The NAND and NOR gates are known as Universal gates, since any logic function can be implemented using NAND (or) NOR gates alone.

Case i:- NAND as Universal gate

i. NOT function.




iii. OR function:-




ii. NOR as Universal
→ AND, NOT, OR


i. NOT gate



ii. OR Gate :-



iii. AND Gate :-



Q. Implement Ex-OR gate using only NAND gates.

Soln: Ex-OR Logic $Y = A \oplus B$

$$Y = A\bar{B} + \bar{A}B$$

Sum of product terms.










fig: Ex-OR using NAND alone



Note:-
Demorgan's law

i: $\overline{A \cdot B} = \bar{A} + \bar{B}$




and

ii: $\overline{\bar{A} + \bar{B}} = A \cdot B$




Verification :-



$Y = A \oplus B$ (Ex-OR logic).

2nd Method



Q. Implement Ex-NOR gate using only NAND gates.


Soln:- W.k.t Ex-OR and Ex-NOR are complement to each other.

i.e $f = \overline{a \oplus b} = a \odot b$.


i.e Invert the EX-OR output to get EX-NOR

Logic

EX-NOR



2nd Method



Q. Implement Ex-NOR using NOR gate.

Soln:-

EX-NOR Logic

Make it
 (OR-AND logic)

$$Y = a \odot b = \bar{a}\bar{b} + ab$$

(or)

$$Y = a \odot b = \overline{a \oplus b}$$

$$Y = \overline{a\bar{b} + \bar{a}b}$$

using De Morgan's law

$$= \overline{a\bar{b}} \cdot \overline{\bar{a}b}$$

$$= (\bar{a} + b) \cdot (a + \bar{b})$$

$$Y = (\bar{a} + b) \cdot (a + \bar{b})$$

Note:-








fig:- EX-NOR using NOR alone.

Verification :-



2nd Method



Q. Implement the following boolean function with NAND-NAND logic.


S i) $Y = ac + \overline{abc} + \overline{abc} + ab + d$

Soln:- Step 1. Simplify the given boolean fun (if possible)



$$Y = ac + bc(a + \overline{a}) + ab + d$$

$$Y = ac + bc + ab + d \quad \leftarrow \text{AND-OR logic}$$

Step 2. Implement using AND-OR logic



Step 3. Convert AND-OR logic to NAND-NAND logic



"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr.Dankan Gowda V M.Tech.,Ph.D
 Dept. of E&CE B.M.S.I.T
 Email: dankan.v@bmsit.in

Simplify and realize the following using NAND gates only

- i) $Y = AC + ABC + A'BC + AB + D$ → previous page
- ii) $Y = A'B'C + A'BC' + AB' + AC'$

(6 Marks) MQP-3


Soln:- $\Rightarrow Y = a\bar{b}\bar{c} + \bar{a}\bar{b}\bar{c} + \bar{a}\bar{b} + \bar{a}\bar{c}$

Step 1. Simplify the given boolean expression (if possible)

$$Y = (a + \bar{a})\bar{b}\bar{c} + \bar{a}\bar{b} + \bar{a}\bar{c}$$

$$Y = \bar{b}\bar{c} + \bar{a}\bar{b} + \bar{a}\bar{c} \leftarrow \text{AND-OR logic.}$$

Step 2.



Step 3

NAND-NAND logic





fig:- implementation using NAND gates only.

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech, Ph.D
 Dept. of E&CE B.M.S.I.T
 Email: dankan.v@bmsit.in

NOR-NOR Implementation

Q. $Y = ac + bc + ab + d$ Realize using only NOR gates.

Soln:- Step 1. Express given Boolean fn into POS form. (Product of Sum).

$$\bar{Y} = \overline{ac + bc + ab + d} = \bar{a}\bar{c} + \bar{b}\bar{c} + \bar{a}\bar{b} + \bar{d}$$

$$\bar{Y} = (\bar{a} + \bar{c}) \cdot (\bar{b} + \bar{c}) \cdot (\bar{a} + \bar{b}) \cdot \bar{d}$$

Step 2. Implement using OR-AND logic.

Step 3. Convert OR-AND logic to NOR-NOR logic






Fig. Implementation using NOR gates only.

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in


Q. Realize $Y = AB + CD + E$ using NAND gates.

(4 Marks) MQP-2

Soln:- $Y = AB + CD + E$

Step 1. further simplification (not possible)

Step 2:- AND-OR logic



Step 3. NAND-NAND logic





fig:- implementation using NAND alone.

Q. Realize $f = (\bar{a} + b)c$ using NOR-NOR logic.

Soln:- given exp. is already in POS form.
implement using OR-AND logic




fig:- implementation using NOR alone

Assignment

i. prove that $AB + A + AB = 0$.

ii. Simplify $\bar{x}\bar{y}\bar{z} + \bar{x}\bar{y}\bar{z} + \bar{x}\bar{y} + x\bar{y}$
[Note:- Ans is \bar{y}]

iii. Simplify $ABC + AB\bar{C} + \bar{A}BC$
Ans:- $(A+B+C)$

iv. Simplify $\overline{\bar{x}y + x\bar{y}\bar{z} + x(y + x\bar{y})}$
Ans:- 0.

v. State and prove Demorgan's theorem for 3 variable and 4 variables.

vi. State and prove Associative and distributive Law of Boolean algebra.

vii. Implement the following Boolean functions using
i. NAND gates only (NAND-NAND logic)
ii. NOR gates only (NOR-NOR logic)
a) $f = ab + b\bar{c} + cd + e$
b) $f = ab + bc + c\bar{a}$

Assignment

i. prove that $AB + A + AB = 0$.

ii. Simplify $\bar{x}\bar{y}\bar{z} + \bar{x}\bar{y}\bar{z} + \bar{x}\bar{y} + x\bar{y}$
[Note:- Ans is \bar{y}]

iii. Simplify $ABC + AB\bar{C} + \bar{A}BC$
Ans:- $(A+B+C)$

iv. Simplify $\overline{\bar{x}y + x\bar{y}\bar{z} + x(y + x\bar{y})}$
Ans:- 0.

v. State and prove Demorgan's theorem for 3 variable and 4 variables.


vi. State and prove Associative and distributive Law of Boolean algebra.

vii. Implement the following Boolean functions using
i. NAND gates only (NAND-NAND logic)
ii. NOR gates only (NOR-NOR logic)
a) $f = ab + b\bar{c} + cd + e$
b) $f = ab + bc + c\bar{a}$

Half adder

* Half adder is a combinational circuit that performs the addition of two bits. This circuit needs two binary inputs and two binary outputs.

* Symbol:-



Truth table

i/p		o/p	
A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

* Boolean Expression

$$\text{Sum} = \bar{a}b + a\bar{b} = a \oplus b$$

$$\text{Carry} = ab$$

* Implementation of Half adder using basic gates




Fig. Implementation using Basic gates.




Fig. Implementation using x-or & And logic

Drawback of HAs

* Half adders have major limitation in that they cannot accept a carry bit from previous stage, meaning that they cannot be chained together to add multi-bit numbers.

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T


Email: dankan.v@bmsit.in

Topic 5.4 Combinational circuits: Half and Full adder, Multiplexer, Decoder.

Design Full adder circuit and implement it using basic gates. (10Marks). Dec/Jan 2019/ (08 Marks) Dec-Jan 2020.

With a neat circuit diagram and truth table, explain the full adder circuit. (6 Marks) MQP-3

Soln:- * A Full adder is a Combinational Circuit that forms the arithmetic sum of three input bits.



- * Two of the input variables, denoted by A, and B represents the two significant bits to be added.
- * third input C_{in} , represents the Carry from the previous lower significant position.
- * Truth table of Full-adder

Decimal value	Inputs			output's	
	A	B	C_{in}	Sum	C_{out}
0	0	0	0	0	0
1	0	0	1	1	0
2	0	1	0	1	0
3	0	1	1	0	1
4	1	0	0	1	0
5	1	0	1	0	1
6	1	1	0	0	1
7	1	1	1	1	1

$$Sum = \sum m(1, 2, 4, 7)$$

$$C_{out} = \sum m(3, 5, 6, 7)$$

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D
Dept. of E&CE B.M.S.I.T
Email: dankan.v@bmsit.in

Boolean expression for Sum

$$\text{Sum} = \bar{a}\bar{b}c_{in} + \bar{a}b\bar{c}_{in} + a\bar{b}\bar{c}_{in} + abc_{in} \leftarrow (1)$$

$$= c_{in}(\bar{a}\bar{b} + ab) + \bar{c}_{in}(\bar{a}b + a\bar{b})$$

$$= c_{in}(a \odot b) + \bar{c}_{in}(a \oplus b)$$

W.K.T $a \odot b = \overline{a \oplus b}$

say w.t $x = a \oplus b \Rightarrow a \odot b = \bar{x}$

$$\text{Sum} = c_{in}\bar{x} + c_{in}x$$

$$\text{Sum} = c_{in} \oplus x = c_{in} \oplus a \oplus b$$

\Rightarrow (a)

$$\boxed{\text{Sum} = a \oplus b \oplus c_{in}} \leftarrow (1a)$$

Boolean Expression for Cout:-

$$\text{Cout} = \bar{a}bc_{in} + a\bar{b}c_{in} + ab\bar{c}_{in} + abc_{in}$$

$$= \bar{a}bc_{in} + a\bar{b}c_{in} + \overset{x}{a}b\bar{c}_{in} + \overset{x}{a}bc_{in}$$

$$+ \overset{x}{a}bc_{in} + \overset{x}{a}bc_{in}$$

\leftarrow added newly by $x+x=x$ itself.

By Rearranging the terms

$$= \bar{a}bc_{in} + abc_{in} + a\bar{b}c_{in} + ab\bar{c}_{in} + ab\bar{c}_{in} + abc_{in}$$


$$= (\bar{a}/a)bc_{in} + ac_{in}(\bar{b}/b) + ab(\bar{c}_{in}/c_{in})$$

$$\boxed{\text{Cout} = bc_{in} + ac_{in} + ab} \leftarrow (2)$$

Logic diagram :-

$$\text{Sum} = \bar{a} \bar{b} c_{in} + \bar{a} b \bar{c}_{in} + a \bar{b} \bar{c}_{in} + a b c_{in} \leftarrow (1)$$

$$\text{Carry} = ab + bc_{in} + c_{in}a \leftarrow (2)$$




Logic fig. implementation of Full adder using Basic gates only.

Note:-

alternative diagram for Sum:-

using eqⁿ (1) i.e $\text{Sum} = a \oplus b \oplus c_{in}$



Note:- In the question if it is mentioned implement using basic gates, then don't use Ex-OR gate for Sum.

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

Realize/Implement full adder using two half adders. (04 Marks) Dec/Jan 2019./ (6 Marks) MQP-1

Design full adder circuit using three variables and implement it using two half adders. (8 Marks) MQP-2

Soln:-

Note:-

Representation of F.A

(Rev) Theory
and Truth table

Derivation of Sum & Carry expression's

Refer
previous
Section.

⇒ after obtaining Sum and Carry expression's i.e

$$\text{Sum} = \bar{a}\bar{b}c_{in} + \bar{a}b\bar{c}_{in} + \underline{\bar{a}b}c_{in} + \underline{ab}\bar{c}_{in}$$

$$\text{Sum} = (\bar{a}\bar{b} + ab)c_{in} + (\bar{a}b + a\bar{b})\bar{c}_{in}$$

$$= (a \oplus b)c_{in} + (a \oplus b)\bar{c}_{in}$$

$$\text{Sum} = \overline{(a \oplus b)}c_{in} + (a \oplus b)\bar{c}_{in}$$

$$\boxed{\text{Sum} = a \oplus b \oplus c_{in}} \quad \leftarrow \textcircled{1}$$

The Carry output :-

$$C_{out} = \bar{a}b c_{in} + \bar{a}b\bar{c}_{in} + abc_{in} + ab\bar{c}_{in}$$

$$= c_{in}(\bar{a}b + a\bar{b}) + ab(c_{in} + \bar{c}_{in})$$

$$\boxed{C_{out} = c_{in} \cdot (a \oplus b) + ab} \quad \leftarrow \textcircled{2}$$

using eq (1) + (2)

$$\text{i.e. Sum} = C_{in} \oplus (a \oplus b)$$

$$\text{Cout} = C_{in} \cdot (a \oplus b) + ab$$





Fig. Implementation of Full adder. with two - Half adders and an OR gate.


Realize Fulladder using NAND-gates

Soln:- Representation of FA theory, Truth table derivation Boolean Expression of Sum and Carry


Refer previous Section.



Wkt Sum = $a \oplus b \oplus C_{in}$.



Sum = $(a \oplus b) \oplus C_{in} = z \oplus C_{in}$.




figa:- implementation of FA - Sum using NAND gates only


The Carry out

$$C_{out} = ab + bc_{in} + c_{in}a \leftarrow \text{SOP expression}$$

Step 1. implement using AND-OR Logic



Step 2! - include bubble at output of AND gate & input of OR gate.



Step 3! - Implementation of NAND gates alone.






Fig 1 - Realization of Cout using NAND gates only.

Multiplexer's (Mux)

- * it is combinational circuit that selects binary information from one of many input lines and directs it to output line.
- * it is simply a "Data Selector."



Relation b/w no. of i/p lines⁽ⁿ⁾ and
no. of select lines (m) is

$$\Rightarrow \boxed{n = 2^m} \leftarrow \text{no. of select lines}$$

no. of i/p
lines

log₂ on both side

$$\Rightarrow \log_2 n = \log_2 2^m$$

$$\Rightarrow \log_2 n = (\log_2 2) \cdot m$$

$$\therefore \boxed{m = \log_2 n}$$

for n=4

$$m = \log_2 4 = \log_2 2^2 = 2 \log_2 2$$

$$\therefore \boxed{m = 2}$$

* Data selector c/ds are available in the form of IC's.
(MSI) \rightarrow IC's.

"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D


Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

→ Refer Next Section.

What is multiplexer? Implement 8:1 multiplexer using basic gates. (08 Marks) Dec/Jan 2019.

Soln: Defn: Multiplexer, it is a Combinational Circuit that selects binary information from one of many input lines and directs it to output line.
ie it is simply a "DATA SELECTOR".



Advantages of MUX


- i. it Reduces no. of wires → by ^{no. of} gates are reduced.
- ii. Reduces Circuit complexity and cost. (Since no. of wires of gates are reduced ∴ cost ↓)
- iii. Implementation of Various Circuits using MUX.

Types:-

2:1 MUX, 4:1 MUX, 8:1 MUX, 16:1 MUX and 32:1 MUX

no. of Select lines 1 2 3 4 5

2:1 MUX




Truth table

E	S	Y
0	X	0
1	0	I_0
1	1	I_1

$$Y = E \cdot \bar{S} \cdot I_0 + E \cdot S \cdot I_1$$

$$Y = E \cdot (\bar{S} \cdot I_0 + S \cdot I_1)$$

Implementation of 2:1 MUX



"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech., Ph.D
Dept. of E&CE B.M.S.I.T
Email: dankan.v@bmsit.in

Refer previous pages.

What is a multiplexer? Explain the working of 4:1 multiplexer. (6 Marks) MQP-1

Soln:- 4x1 multiplexer


$n=4$ no. of data lines

$$m = \log_2 n$$

$$m = \log_2 4 = 2 \log_2 2$$

$$m = 2$$

note: $\log_a a = 1$.



Truth table:-

S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$


"Tell me and I Forget, Show me and I remember, Let me do and I Understand"

Dr. Dankan Gowda V M.Tech, Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

Implementation of 4:1 MUX using Basic Gates.



Question. → Refer previous pages.
What is Multiplexer? Implement 8:1 MUX using basic gates. (08 marks) Dec/Jan 2019.


Soln:
8x1 Multiplexer

$$n = 8 = 2^3 = 2^m$$

$$m = 3$$

$$m = \log_2 n = \log_2 2^3 = 3 \log_2 2$$


$$\therefore m = 3$$



Truth table:-

S_2	S_1	S_0	Y (OP)
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7

$$Y = \bar{S}_2 \bar{S}_1 \bar{S}_0 \bar{I}_0 + \bar{S}_2 \bar{S}_1 S_0 \bar{I}_1 + \bar{S}_2 S_1 \bar{S}_0 \bar{I}_2 + \bar{S}_2 S_1 S_0 \bar{I}_3 + S_2 \bar{S}_1 \bar{S}_0 \bar{I}_4 + S_2 \bar{S}_1 S_0 \bar{I}_5 + S_2 S_1 \bar{S}_0 \bar{I}_6 + S_2 S_1 S_0 \bar{I}_7$$




Implementation of Full adder using

i) 4:1 mux ii) 8:1 mux

Soln:-

4:1 mux



	a	b	Cin (LSB)	S	Carry
0	0	0	0	0	0
1	0	0	1	1	0
2	0	1	0	1	0
3	0	1	1	0	1
4	1	0	0	1	0
5	1	0	1	0	1
6	1	1	0	0	1
7	1	1	1	1	1



ie. using 8:1 mux




$S = \sum m(1, 2, 4, 7)$



$Carry = \sum m(3, 5, 6, 7)$



Introduction to Encoders and Decoders

- * They are Combinational Circuits.
- * Encoders have 'n' input and 'm' output.
- * Function of decoder is opposite to Encoder.






Applications of Decoder :-

- i. used in communication system. i.e. Encoders are used at Transmitter end and Decoders at Receiver end.
- ii. used to implement Boolean functions.
- iii. Decoders are greatly used in applications where the particular output (or) group of outputs to be activated only on the occurrence of a specific combination of input levels.

2:4 Decoder




Truth table

E	i/p _n		o/p _n			
	A	B	Y ₀	Y ₁	Y ₂	Y ₃
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

Boolean Expressions:-

$$Y_0 = \bar{A} \bar{B} E + \bar{A} B E + A \bar{B} E + A B E$$

Implementation of 2:4 decoder using Basic gates




$$m = 2^m$$

Decoder (m:n decoder)

Dr. Dankan Gowda V M.Tech, Ph.D
Dept. of E&CE, B.M.S.I.T

- * Decoder is a combinational circuit that has m input lines and maximum of $n = 2^m$ output lines.
- * The decoder detects a particular code.
- * One of these outputs will be active high based on the combination of inputs present, when the decoder is Enable.

3:8 Decoder



Truth table of

E	i/p's			o/p							
	A	B	C	Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇
0	x	x	x	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	1

Boolean Expressions:-

$$\begin{aligned}
 Y_0 &= \bar{A}\bar{B}\bar{C} & Y_4 &= A\bar{B}\bar{C} \\
 Y_1 &= \bar{A}\bar{B}C & Y_5 &= A\bar{B}C \\
 Y_2 &= \bar{A}B\bar{C} & Y_6 &= AB\bar{C} \\
 Y_3 &= \bar{A}BC & Y_7 &= ABC
 \end{aligned}$$




Fig: Implementation of 3:8 Decoder using Basic gates.
E (enable)

Combinational Logic Design using Decoders

Full adder implementation using Decoder

Truth table of FA

A	B	C _{in}	S	C _{out}	
0	0	0	0	0	m ₀
1	0	1	1	0	m ₁
2	0	0	1	0	m ₂
3	0	1	0	1	m ₃
4	1	0	1	0	m ₄
5	1	0	0	1	m ₅
6	1	1	0	1	m ₆
7	1	1	1	1	m ₇

$$Sum = \sum m(m_1, m_2, m_4, m_7)$$

$$Cout = \sum m(m_3, m_5, m_6, m_7)$$









fig:- Full adder using 3x8 decoder.



Introduction to Encoders and Decoders

- * They are Combinational Circuits.
- * Encoders have 'n' input and 'm' output.
- * Function of decoder is opposite to Encoder.






Applications of Decoder :-

- i. used in communication system. i.e. Encoders are used at Transmitter end and Decoders at Receiver end.
- ii. used to implement Boolean functions.
- iii. Decoders are greatly used in applications where the particular output (or) group of outputs to be activated only on the occurrence of a specific combination

2:4 Decoder




Truth table

E	i/p ⁿ		o/p ⁿ			
	A	B	Y ₀	Y ₁	Y ₂	Y ₃
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

Boolean Expressions:-

$$Y \Rightarrow \underbrace{\bar{A} \bar{B} E}_{Y_0} + \underbrace{\bar{A} B E}_{Y_1} + \underbrace{A \bar{B} E}_{Y_2} + \underbrace{A B E}_{Y_3}$$

Implementation of 2:4 decoder using Basic gates




$$m = 2^m$$

Decoder (n) (m:n decoder)

Dr. Dankan Gowda V M.Tech, Ph.D
Dept. of E&CE, B.M.S.I.T

- * Decoder is a combinational circuit that has m input lines and maximum of $n = 2^m$ output lines.
- * The decoder detects a particular code.
- * One of these outputs will be active high based on the combination of inputs present, when the decoder is Enable.

3:8 Decoder



Truth table: $\frac{0/p}{0/p}$

E	A	B	C	Y_0	Y_1	Y_2	Y_3	Y_4	Y_5	Y_6	Y_7
0	x	x	x	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	1

Boolean Expressions:-

$$\begin{aligned}
 Y_0 &= \bar{A}\bar{B}\bar{C} & Y_4 &= A\bar{B}\bar{C} \\
 Y_1 &= \bar{A}\bar{B}C & Y_5 &= A\bar{B}C \\
 Y_2 &= \bar{A}B\bar{C} & Y_6 &= AB\bar{C} \\
 Y_3 &= \bar{A}BC & Y_7 &= ABC
 \end{aligned}$$




Fig: Implementation of 3:8 Decoder using Basic gates.
E (enable)

Combinational Logic Design using Decoders

Full adder implementation using Decoder

Truth table of FA

A	B	C _{in}	S	C _{out}	
0	0	0	0	0	m ₀
1	0	1	1	0	m ₁
2	0	0	1	0	m ₂
3	0	1	0	1	m ₃
4	1	0	0	0	m ₄
5	1	0	1	0	m ₅
6	1	1	0	1	m ₆
7	1	1	1	1	m ₇

$$Sum = \sum m(m_1, m_2, m_4, m_5)$$

$$Cout = \sum m(m_3, m_6, m_7)$$




fig:- Full adder using 3x8 decoder.



Flip - Flops

- Flip-flop is a bi-stable digital circuit, i.e., its outputs have two stable states : logic 1 and logic 0.
- It is a sequential circuit; it requires a clock signal to be applied at its inputs for operation.
- The Fig. shows the block diagram of a flip-flop. It has one or more inputs, two outputs and a clock input.




Fig. Flip-flop

- The Fig. shows the clock signal. It is a rectangular signal with 50 % duty cycle.




Fig.

- The flip-flop changes its outputs either at the leading edge of the clock signal or at the falling edge of the clock signal according to the status of flip-flop input present at that time.

- The two outputs of flip-flop Q and \bar{Q} always complements of each other.

➤ **List various types of flip-flops.**

Different types of flip-flops are :

1. SR flip-flop
2. JK flip-flop
3. D flip-flop
4. T flip-flop
5. Master-slave flip-flop

➤ **State various applications of flip-flops.**

Some of the important applications of flip-flops are :


- It can be used as a memory element.
- It is used as a basic building block in sequential circuits such as counters and registers.
- It can be used as a delay element.

SR Flip - Flop


➤ **Draw and explain the working of SR flip-flop. Give the truth table and characteristic equation of SR flip-flop.**

VTU : May-11, Dec.-11, 12 Marks 7

The Fig. shows the positive edge triggered clocked SR flip-flop.



(a) SR flip-flop using NAND gates



(b) SR flip-flop using NOR gates

Fig. Clocked SR flip-flop

(a) Logic symbol

CP	S	R	Q_n	Q_{n+1}	State
↑	0	0	0	0	No Change(NC)
↑	0	0	1	1	
↑	0	1	0	0	Reset
↑	0	1	1	0	
↑	1	0	0	1	Set
↑	1	0	1	1	
↑	1	1	0	X	Indeterminate
↑	1	1	1	X	
0	X	X	0	0	No Change(NC)
0	X	X	1	1	

(b) Truth table for positive edge clocked SR flip-flop

SR	Q_n	
	0	1
00	0	1
01	0	0
11	X	X
10	1	1

$Q_{n+1} = S + \bar{R}Q_n$

(c) Characteristic equation

Operation

Case 1 : If $S = R = 0$ and the clock pulse is applied, the output do not change, i.e. $Q_{n+1} = Q_n$. This is indicated in the first row of the truth table.

Case 2 : If $S = 0, R = 1$ and the clock pulse is applied, $Q_{n+1} = 0$. This is indicated in the second row of the truth table.


Case 3 : If $S = 1, R = 0$ and the clock pulse is applied, $Q_{n+1} = 1$. This is indicated in the third row of the truth table.

Case 4 : If $S = R = 1$ and the clock pulse is applied, the state of the flip-flop is undefined and therefore is indicated as indeterminate in the fourth row of the truth table.

➤ **What is D flip - flop ?**

- In SR Flip-Flop, when both inputs are same the output either does not change or it is invalid (Inputs → 00, no change and inputs → 11, invalid).
- These input conditions can be avoided by making them complement of each other. This modified SR flip-flop is known as D flip-flop.
- The D input goes directly to the S input, and its complement is applied to the R input. Due to these connections, only two input conditions exists, either **S = 0 and R = 1** or **S = 1 and R = 0**.

Truth Table : • The truth table for D flip-flop consider only these two conditions and it is as shown in the Fig. 7.16.5 (b).



CP	D	Q_{n+1}
↑	0	0
↑	1	1
0	X	Q_n

Fig. (a) Logic symbol Fig. 7.16.5 (b) Truth table of D flip-flop

- Q_{n+1} function follows D input at the positive going edges of the clock pulses. Hence the characteristic equation for D flip-flop is $Q_{n+1} = D$.

JK Flip - Flop

- The uncertainty in the state of an SR flip-flop when $S = R = 1$ can be eliminated by converting it into a JK flip-flop.
- The data inputs are J and K which are ANDed with Q and \bar{Q} , respectively, to obtain S and R inputs, as shown in the Fig. Thus, $S = J \cdot \bar{Q}$ and $R = K \cdot Q$.




Fig. JK flip-flop using SR flip-flop

Operation of JK Flip-Flop

Case 1 : J = K = 0

When $J = K = 0$, $S = R = 0$ and according to truth table of SR flip-flop there is no change in the output.

When inputs $J = K = 0$, output does not change.

Case 2 : J = 1 and K = 0

$Q = 0, \bar{Q} = 1$: When $J = 1, K = 0$ and $Q = 0, S = 1$ and $R = 0$. According to truth table of SR flip-flop it is set state and the output Q will be 1.

$Q = 1, \bar{Q} = 0$: When $J = 1, K = 0$ and $Q = 1, S = 0$ and $R = 0$. Since $SR = 00$, there is no change in the output and therefore, $Q = 1$ and $\bar{Q} = 0$.

The inputs $J = 1$ and $K = 0$, makes $Q = 1$, i.e. set state.

Case 3 : J = 0 and K = 1

$Q = 0, \bar{Q} = 1$: When $J = 0, K = 1$ and $Q = 0, S = 0$ and $R = 0$. Since $SR = 00$, there is no change in the output and therefore, $Q = 0$ and $\bar{Q} = 1$.

$Q = 1, \bar{Q} = 0$: When $J = 0, K = 1$ and $Q = 1, S = 0$ and $R = 1$. According to truth table of SR flip-flop it is a reset state and the output Q will be 0.

The inputs $J = 0$ and $K = 1$, makes $Q = 0$, i.e., reset state.

Case 4 : J = K = 1

$Q = 0, \bar{Q} = 1$: When $J = K = 1$ and $Q = 0$, $S = 1$ and $R = 0$. According to truth table of SR flip-flop it is a set state and the output Q will be 1.

$Q = 1, \bar{Q} = 0$: When $J = K = 1$ and $Q = 1$, $S = 0$ and $R = 1$. According to truth table of SR flip-flop it is a reset state and the output Q will be 0.

The input $J = K = 1$, toggles the flip-flop output.




Fig. (a) Logic symbol




Fig. Input and output waveforms for positive edge triggered JK flip-flop

T Flip - Flop

- T flip-flop is obtained from a JK flip-flop by connecting both inputs, J and K together.
- When $T = 0$, $J = K = 0$ and hence there is no change in the output.
- When $T = 1$, $J = K = 1$ and hence output toggles.




Fig. T Flip - flop

Shift Register

➤ What are shift registers ?

VTU : Nov.-12, May-13, Jan.-14, March-14, Marks 3

- A group of flip-flops can be used to store a word, which is called register.
- The binary information (data) in a register can be moved from stage to stage within the register or into or out of the register upon application of clock pulses. Such registers are called 'shift registers'.

➤ Explain the operational types of shift register.

- Fig. gives the symbolical representation of the different types of data movement in shift register operations.




Fig. Basic data movement in registers

➤ Explain the operation of SISO shift register.

VTU : May-14, Marks 8

• Fig. shows serial-in serial-out shift-left register.




Fig. Shift-left register

• In this shift register, data within the shift register is shifted left one bit position at each clock pulse. The data input bit is loaded in the right most flip-flop.

• Fig. shows serial-in serial-out shift-right register.




Fig. Shift-right register

• In this shift register, data within the shift register is shifted right one bit position at each clock pulse. The data input bit is loaded in the left most flip-flop.

➤ Explain the operation of SIPO shift register.

VTU : Jan.-14, Marks 4

• In SIPO, the data bits are entered serially into the register but the output is taken in parallel.

CP	Q ₃	Q ₂	Q ₁	Q ₀
-	NC	NC	NC	NC
↓	D ₃	D ₂	D ₁	D ₀

Table Truth table

• Once the data are stored, each bit appears on its respective output line and all bits are available simultaneously as shown in Fig.




Fig. A Serial In Parallel Out (SIPO) shift register

➤ Explain the operation of PISO shift register.

VTU : Jan.-14, Marks 4

- Fig. illustrates a four-bit parallel in serial out register.
- There are four input lines A_3, A_2, A_1, A_0 for entering data in parallel into the register.
- $\overline{\text{SHIFT/LOAD}}$ is the control input which allows shift or loading data operation of the register.
- When $\overline{\text{SHIFT/LOAD}}$ is low, gates G_1, G_2, G_3 are enabled, allowing each input data bit to be applied to D input of its respective flip-flop.
- When a clock pulse is applied, the flip-flops with $D = 1$ will SET and those with $D = 0$ will RESET.




Fig. Parallel In Serial Out (PISO) shift register

- All four bits are stored simultaneously.
- When $\overline{\text{SHIFT/LOAD}}$ is high, gates G_1, G_2, G_3 are disabled and gates G_4, G_5, G_6 are enabled. This allows the data bits to shift right from one stage to the next.
- The OR gates at the D-inputs of the flip-flops allow either the parallel data entry operation or shift operation, depending on which AND gates are enabled by the level on the $\overline{\text{SHIFT/LOAD}}$ input.

➤ **Explain parallel in parallel out shift register**

- In 'parallel in parallel out register', there is simultaneous entry of all data bits and the bits appear on parallel outputs simultaneously.
- Fig. shows this type of register.





Fig. Parallel In Parallel Out (PIPO) shift register


Counters

➤ *What is counter ?*

- A **counter** is a register capable of counting the number of clock pulses arriving at its clock input.
- Count represents the number of clock pulses arrived.
- On arrival of each clock pulse, the counter is incremented by one.
- In case of down counter, on arrival of each clock pulse, it is decremented by one.
- The Fig. shows the logic symbol of a binary counter.



(a) Positive edge triggered n-bit counter



(b) Negative edge triggered n-bit counter


Fig. Logic symbol of counter

- External clock is applied to the clock input of the counter.
- The counter can be positive edge triggered or negative edge triggered.
- The n-bit binary counter has n flip-flops and it has 2^n distinct states of outputs.
- For example, 2-bit counter has 2 flip-flops and it has $4(2^2)$ distinct states : 00, 01, 10 and 11.
- The 3-bit binary counter has 3 flip-flops and it has $8(2^3)$ distinct states : 000, 001, 010, 011, 100, 101 110 and 111.
- The maximum count that the binary counter can count is 2^n-1 .
- For example, in 2-bit binary counter, the maximum count is $2^2 - 1 = 3$ (11 in binary).
- After reaching the maximum count the counter resets to 0 on arrival of the next clock pulse and it starts counting again.

COUNTER


- Counters are a specific type of sequential circuit.
- The output value increases by one on each clock cycle.
- After the largest value, the output “wraps around” back to 0.
- Using two bits, we’d get something like this:

Present State		Next State	
A	B	A	B
0	0	0	1
0	1	1	0
1	0	1	1
1	1	0	0




T Flip-flop

- Application: *Frequency division.*



Divide clock frequency by 2.




Divide clock frequency by 4.

- Application: *Counter*

Frequency Division :

- Frequency division is one of the main propose of counters, the division process is used to reduce the frequency of the clock input waveform.



Divide by 2 counter :


- This type of counters reduces the frequency of the clock input exactly to the half for each flip-flop, this type of counters is called binary ripple counters. For n^{th} FFs , the input frequency reduces by the factor $\frac{f_{in}}{2^n}$.

- For example, the output frequency :

➤ After 4 FFs = $\frac{f_{in}}{2^4} = \frac{f_{in}}{16}$

➤ After 8 FFs = $\frac{f_{in}}{256}$

➤ After 12 FFs = $\frac{f_{in}}{4096}$



Example :

- If an input frequency of 200 KHz is applied to a binary ripple counter that has 6 FFs , what is the out put frequency of the last FF in KHz ?


- Solution :

$$f = \frac{200}{2^6} = 3.125 \text{ KHz}$$

- Depending upon the manner in which the flip-flop are triggered, counters can be divided into two major categories.

- i) Asynchronous counter (Ripple/series counter).
- ii) Synchronous counter (parallel counter).

The comparison between synchronous and Asynchronous counter.



- | | |
|--|--|
| <ul style="list-style-type: none">● All the flip-flops are triggered simultaneously with the same clock.● Operation is faster.● Designing is complex as the number of states increases.● Any required sequence can be designed. | <ul style="list-style-type: none">● Different FFs are triggered with different clocks.● Operation is slower.● Designing is easy even for more number of states.● will operate only in a fixed count sequence. |
|--|--|

“Tell me and I Forget, Show me and I remember, Let me do and I Understand”

Dr.Dankan Gowda V M.Tech.,Ph.D

Dept. of E&CE B.M.S.I.T

Email: dankan.v@bmsit.in

dankan.v@bmsit.in

➤ **What are the type of counter ?**

- There are two types of counters : Synchronous and asynchronous (ripple).
- Table shows the comparison between synchronous and asynchronous counters.

Sr. No.	Asynchronous counters	Synchronous counters
1.	In this type of counter flip-flops are connected in such a way that output of first flip-flop drives the clock for the next flip-flop.	In this type there is no connection between output of first flip-flop and clock input of the next flip-flop.
2.	All the flip-flops are not clocked simultaneously.	All the flip-flops are clocked simultaneously.
3.	Logic circuit is very simple even for more number of states.	Design involves complex logic circuit as number of states increases.

4.	Main drawback of these counters is their low speed as the clock is propagated through number of flip-flops before it reaches last flip-flop.	As clock is simultaneously given to all flip-flops there is no problem of propagation delay. Hence they are high speed counters and are preferred when number of flip-flops increases in the given design.
----	--	--

Table Synchronous Vs Asynchronous counters

➤ **What is modulus of counter ?**

- The total number of counts or stable states a counter can indicate is called 'Modulus'.

- The modulus of a four-stage counter would be 16_{10} since it is capable of indicating 0000_2 to 1111_2 .
- The term 'modulo' is used to describe the count capability of counters.
- For example, mod 6 counter goes through states 0 to 5 and mod 4 counter goes through states 0 - 3.

Ripple/Asynchronous Counters

➤ **Draw and explain the working of 2-bit asynchronous binary counter.**

- Fig. (a) shows 2-bit asynchronous counter using JK flip-flops.
- The clock signal is connected to the clock input of




Fig. (a) A two-bit asynchronous binary counter

only first stage flip-flop.

- The clock input of the second stage flip-flop is triggered by the Q_A output of the first stage.
- Because of the inherent propagation delay time through a flip-flop, a transition of the input clock pulse and a transition of the Q_A output of first stage can never occur at exactly the same time. Therefore, the two flip-flops are never

simultaneously triggered, which results in asynchronous counter operation.

- Fig. (b) shows the timing diagram for two-bit asynchronous counter. It illustrates the changes in the state of the flip-flop outputs in response to the clock.
- J and K input of JK flip-flops are tied to logic HIGH hence output will toggle for each negative edge of the clock input.





Fig. (b) Timing diagram for the counter of Fig. (a)

Modulo - 5 Ripple Counter

- For modulo ripple counter we need 3 flip-flop since $2^3 = 8 > 5$. The modulo - 5 counter will go through states : 000, 001, 010, 011 and 100. As soon as it reaches state 101 counter must reset to state 000. This reset logic is implemented by connecting NAND gate. The NAND gate produces output zero, i.e. reset signal to the flip - flop when its both inputs are logic 1. By connecting Q_0 and Q_2 output as input to NAND gate, counter gets reset when count reaches 101.



Synchronous Counter

➤ **Draw and explain the working of 3-bit synchronous counter.** **VTU : May-13, Marks 8**


- Fig. (a) shows 3-bit synchronous binary counter and its timing diagram.
- The state sequence for this counter is shown in Table
- Looking at Fig. (b), we can see that Q_A changes on each clock pulse as we progress from its original state to its final state and then back to its original state.
- Flip-flop A is held in the toggle mode by connecting J and K inputs to HIGH.
- Flip-flop B toggles, when Q_A is 1.
- When Q_A is 0, flip-flop B is in the no-change mode and remains in its present state.

• Looking at the Table we can notice that flip-flop C has to change its state only when Q_B and Q_A both are at logic 1. This condition is detected by AND gate and applied to the J and K inputs of flip-flop C. Whenever both Q_A and Q_B are HIGH, the output of the AND gate makes the J and K inputs of flip-flop C HIGH and flip-flop C toggles


on the following clock pulse. At all other times, the J and K inputs of flip-flop C are held LOW by the AND gate output and flip-flop does not change state.

CP	Q_C	Q_B	Q_A
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

Table State sequence for 3-bit binary counter



(a) A three-bit synchronous binary counter



(b) Timing diagram for 3-bit synchronous binary counter

Fig. A three-bit synchronous binary counter

Basic Communication System

- *Explain the elements of communication system with the help of block diagram.*

VTU : July-16, Marks 6

- Any electronic communication system can be represented in its basic form, as shown in the Fig.




Fig. Block diagram of communication system

- The basic components of communication systems are transmitter, a communication channel or medium, and a receiver. Noise is inherently present in the channel or medium. It gets added to the information being communicated.
- The elements of communication system are as follows :
 - Information
 - Transmitter
 - Communication channel or medium
 - Noise
 - Receiver

Information

- The communication systems communicate messages. The message comes from the information sources. The two main sources of information are the ideas emanating from the human brain and changes in any physical environment. It may contain human voice, picture, code, data, music and their combinations.
- To have a better communication system, selective, but all information must be communicated with no redundancy since we know no real information can be conveyed by a redundant message.

Transmitter

- The transmitter is a collection of electronic circuits designed to convert the information into a signal suitable for transmission over a given communication medium.

- Most of the times message that comes from information source is non-electrical and therefore it is not suitable for immediate transmission.
- Such messages need to be coded or processed before transmission and also require suitable transducers to convert them into electrical signals. The built-in circuitry such as decoders, encoders, transducers, etc. in the transmission makes incoming information suitable for transmission and subsequent reception.
- The most of the transmitters have built-in amplifier circuits. These circuits amplify the incoming signals (information) before transmission which help in faithful reception of the transmitted information at the receiver end.

Communication channel

- The communication channel is the medium by which the electronic signal is transmitted from one place to another. The communication medium can be a pair of conducting wire, coaxial cable, optical fibre cable or free space.

Noise

- Noise is random, undesirable electric energy that enters the communication system via the medium and interferes with the transmitted message. Some noise is also produced in the receiver.
- Noise can be either natural or man-made. Natural noise includes noise produced in nature, e.g. from lightning during rainy season, or noise due to radiations produced by the sun and the other stars.

- Man-made noise is the noise produced by electric ignition systems of cars, electric motors, fluorescent lights, etc.
- Noise is one of the serious problems of electronic communication. It cannot be completely eliminated. However, there are ways to deal with noise, and reduce the possibility of degradation of signal due to noise.

Receiver

- A receiver is a collection of electronic circuits designed to convert the signal back to the original information. It consists of amplifier, detector, mixer, oscillator, transducer and so on.
-

Principle of Operations of Mobile Phone

➤ **Define Cell, MSC and MTSO. What is roaming ?**

- A cellular/mobile system provides standard telephone operation by full-duplex two-way radio at remote locations. It provides a wireless connection to the Public Switched Telephone Network (PSTN) from any user location within the radio range of the system.
- The basic concept behind the cellular radio system is that rather than serving a given geographical area within a single transmitter and receiver, the system divides the service area into many small areas known as cells, as shown in Fig. . The typical cell covers only several square kilometres and contains its own receiver and low-power




Fig. Geographic area divided into small cells

transmitter. The cell area shown in Fig. is ideal hexagon. However, in reality they will have circular or other geometric shapes. These areas may overlap and cells may be of different sizes.

- Basic cellular system consists of mobile stations, base stations and a Mobile Switching Center (MSC). The MSC is also known as Mobile Telephone Switching Office (MTSO). The MTSO controls all the cells and provides the interface between each cell and the main telephone office. Each mobile communicates via radio with one of the base stations and may be handed off (switched from one cell to another) to any other base station throughout the duration of the call. Each mobile station consists of a transceiver, an antenna and control circuitry. The base station consists of several transmitters and receivers which simultaneously handle full duplex communication and generally have towers which

support several transmitting and receiving antennas. The base station serves as a bridge between all mobile users in the cell and connects the simultaneous mobile calls via telephone lines or microwave link to the MSC. The MSC co-ordinates the activities of all the base stations and connects the entire cellular system to the PSTN, most of the cellular system also provide a service known as **roaming**.

Block Diagram of GSM

➤ **Draw and explain the block diagram of GSM system ?**

- **GSM (Group of Special Mobile) system is a second generation (2 G) cellular system developed in Europe. It uses digital modulation and network level architectures and services. Commercial services of GSM was started in mid-1991.**
- **GSM can handle both voice and data traffic.**
- **GSM provides subscribers with high-quality digital wireless phone service and clarity, as well as enhanced call security and privacy.**
- **The Fig. shows the block diagram of GSM system. It is divided into three parts :**




Fig. Block Diagram of GSM system

1. Mobile station - Carried by subscriber
2. Base station sub system - Controls the radio link with mobile station
3. Network sub system - Performs switching of calls between mobile users.

Cellular Telephone Unit

- **Draw and explain the block diagram of a cellular mobile radio unit.**




Fig. Block diagram of a cellular radio unit

- Fig. shows the block diagram of a cellular mobile radio unit. As shown in the Fig. the unit consists of five major sections : transmitter, receiver, synthesizer, logic unit and control unit. The mobile unit contains built-in rechargeable batteries to provide operating power. The transmitter and receiver in the unit share the common antenna.
- It consists of RF amplifier, FM demodulator and filters. RF amplifier boosts the level of the received cell signal. Received signal is translated in the desired frequency range. It is then demodulated, filtered and amplified before being applied to the output speaker in the handset.

Transmitter

- It is a low power FM transmitter operating in the frequency range of 825 to 845 MHz. There are 666 30 kHz transmit channels.
- It produces a deviation of ± 12 kHz. The modulated output is translated up to final transmitter frequency with the help of mixer whose second input also comes from the frequency synthesizer.

- A unique feature of the high power transmitter is that its output is controllable by the cell site and MTSO.

Receiver

- In cellular phone, dual-conversion superheterodyne receiver is used.

Frequency Synthesizer :

It is used to generate various frequency signals required for transmitter and receiver.

Logic Unit :

It is a microprocessor based master control unit for cellular radio. It is used to control operation of MTSO and mobile unit.

Control Unit :

It consists of set of speakers, microphone, touch tone dialing facility and memory.
